



TECHNICAL UNIVERSITY OF LIBEREC
Faculty of Mechatronics, Informatics
and Interdisciplinary Studies ■

Institute of Information Technology and Electronics

RELIABILITY ASSESSMENT AND ADVANCED MEASUREMENTS IN MODERN NANOSCALE FPGAS

Spolehlivost mikroelektronických obvodů a nanostruktur

**Porovnání a zvyšování spolehlivosti číslicových aplikačně
specifických a programovatelných integrovaných obvodů**

**Autoreferat / A summary of
the Doctoral / Ph.D. Dissertation thesis
submitted to the Technical University of Liberec.**

Název / Title:

Reliability Assessment and Advanced Measurements in
Modern Nanoscale FPGAs

Autor / Author:

Petr Pfeifer

Studijní program / Study programme:

P2612 – Electronics and Informatics (Elektrotechnika a
informatika)

Studijní obor / Field of study / branch:

2612V045 – Technical Cybernetics (Technická kybernetika)

Školitel / Thesis Supervisor:

prof. Ing. Zdeněk Plíva, Ph.D.

Školící pracoviště / Supervising site:

Institute of Information Technology and Electronics (ITE)
Faculty of Mechatronics, Informatics and Interdisciplinary Studies
Technical University of Liberec
Studentska 1402/2
CZ46117 Liberec I
Czech Republic

Základní informace o dokumentu / Basic information about the main document:

Práce má 188 stran, 62 obrázků, 7 tabulek a 130 citovaných
zdrojů.

The thesis has 188 pages, 62 figures, 7 tables and 130
references.

ISBN: none

Copyright © 2014 PETR PFEIFER

Abstract (EN)

The doctoral Ph.D. dissertation thesis (Thesis) deals with the study of possibilities to evaluate reliability of circuits based on modern nanostructures. It also presents a new way of measurement of various internal parameters of microelectronic circuits based on modern nanotechnologies. This thesis presents a new solution and methodology of utilization of BRAM in FPGA and utilization of this modern part in dependable systems, enabling a new easy way of implementation, reliability assessment methodology and measurements in modern nanoscale microelectronics, computer systems and architectures gaining from the amazing world of programmable technologies.

Keywords:

Microelectronics, nanotechnology, FPGA, BTI, BRAM, internal parameters, aging, reliability and dependable digital systems

Abstract (CZ)

Disertační práce se zabývá studiem možností stanovení určitých spolehlivostních parametrů moderních obvodů a nanostruktur. V této práci je prezentován nový způsob měření různých parametrů mikroelektronických obvodů moderních nanotechnologií. Zcela nové řešení a metodologie využívá BRAM bloků v programovatelných obvodech FPGA, jako běžnou součást moderních řešení použitých i v systémech se zvýšenou provozní spolehlivostí. Prezentované řešení je novou metodologií. Umožňuje nový jednoduchý způsob implementace, odhadu a stanovení spolehlivostních ukazatelů, včetně měření parametrů moderní mikro- a nanoelektroniky, počítačových systémů a architektur těžících z ohromujícího světa programovatelných technologií.

Klíčová slova:

Mikroelektronika, nanotechnologie, FPGA, BTI, BRAM, parametry a stárnutí obvodů, provozní spolehlivost a spolehlivé digitální systémy

Acknowledgements

There are several people who significantly influenced this dissertation. I'd like to thank my family very much for all the patience and support they gave me. I'd like to thank also prof. Zdenek Pliva, all my colleagues in TU Liberec, partners in Czech Republic as well as in BTU Cottbus Germany, ZUSYS project, HiPEAC and COST MEDIAN partners, and also Dr. Ben Kaczer in imec Belgium.

Contents

1	INTRODUCTION	3
1.1	BACKGROUND.....	4
1.2	MOTIVATION	5
1.3	STRUCTURE OF THE THESIS.....	6
1.4	PROBLEM STATEMENT, RESEARCH GOALS	7
1.5	CONTRIBUTIONS OF THE THESIS.....	7
2	STATE-OF-THE-ART.....	8
2.1	ISSUES INHERENT TO CMOS DESIGN.....	11
3	DESCRIPTION OF THE NEW METHOD.....	13
3.1	NYQUIST ZONES AND UNDERSAMPLING	18
3.2	EVALUATING DUTY CYCLE.....	19
3.3	EVALUATING FREQUENCY.....	20
3.4	ABSOLUTE AND DIFFERENTIAL METHOD	22
3.5	METHOD'S SENSITIVITY AND RESOLUTION ASPECTS	22
3.6	DELAY-FAULT RUN-TIME XOR-LESS AGING DETECTION UNIT USING BRAM IN MODERN FPGAS	24
4	EXPERIMENTS AND RESULTS	28
4.1	65 NM FPGA DEVICE AND PLATFORM.....	28
4.2	45 NM LOW-POWER FPGA DEVICE AND PLATFORM	28
4.3	40 NM HIGH-PERFORMANCE FPGA DEVICE AND PLATFORM	28
4.4	28 NM LOW-POWER AND HIGH-PERFORMANCE FPGA DEVICES AND PLATFORMS..	28
4.5	SOFTWARE TOOLS USED	29
4.6	SELECTED RESULTS.....	29
5	SUMMARY, CONCLUSIONS, DISCUSSION AND OPEN QUESTIONS	32
6	REFERENCES.....	33
7	LIST OF PUBLICATIONS AND PRESENTATIONS OF THE AUTHOR	38
	OTHER PRESENTATIONS OF THE AUTHOR (SINCE 2012 ONLY).....	41

“Constant advances in manufacturing yield and field reliability are important enabling factors for electronic devices pervading our lives, from medical to consumer electronics, from railways to the automotive and avionics scenarios. At the same time, both technology and architectures are today at a turning point; many ideas are being proposed to postpone the end of Moore’s law such as extending CMOS technology as well as finding alternatives to it like CNTFET, QCA, memristors, etc, while at the architectural level, the spin towards higher frequencies and aggressive dynamic instruction scheduling has been replaced by the trend of including many simpler cores on a single die. These paradigm shifts imply new dependability issues and thus require a rethinking of design, manufacturing, testing, and validation of reliable next-generation systems. These manufacturability and dependability issues will be resolved efficiently only if a cross-layer approach that takes into account technology, circuit and architectural aspects will be developed.”,

from COST MEDIAN Action IC1103.

The speed of development and implementation of innovative technologies and introduction of advanced processes and methods is really extremely fast and amazing. Rapidly growing portfolio of new technologies in design and manufacturing of advanced integrated circuits allow higher integration of complex structures at ultra-high nano-scale densities. However, the new devices are sensitive to negative effects of various changes of the internal nanostructures and parameters. The extremely fast downscaling of the semiconductor technology makes reliability a first order concern in modern high-performance as well as large low-power designs. Most of the new technologies have introduced new faster or low-power circuits and solutions. However, they are very expensive and all the dramatically increasing complexity of the design and simulation phases, together with strong pressure towards shorter time-to-market intervals, makes any precise testing and research tasks of the new structures extremely difficult within the given time frames. In addition, the increased integration densities make the reliability of integrated circuits the most crucial point in modern advanced systems as well as in any dependable system. It also is the very important task to develop and validate advanced measurement and reliability assessment methods together or along with the new technologies, nanoscale integrated circuits and manufacturing processes.

Reliability physics, reliability issues, its assessment and the system dependability aspects are one of the key areas to be solved and the key points of huge investments today. Teams all around the globe work on many advanced solutions. I do propose a low-cost and fast "on-chip" method without utilization of expensive external measurement equipment. It is directly linked to the quality issues of the devices, allowing circuit parametric measurements. The proposed method and methodology allows variability and aging measurements fully on-chip, in addition, it creates the “holy-grail” of reliability measurements and also allows us to evaluate foundry technology directly on their product.

1 Introduction

Rapidly growing portfolio of new technologies in design and manufacturing of advanced integrated circuits allow higher integration of complex structures in ultra-high nano-scale densities. The speed of development and implementation of innovative technologies is amazing. FPGA (Field Programmable Gate Array) allow designing logic circuits directly in software. FPGAs consist of sets of high number of after-manufacturing custom configurable programmable circuits and memory block elements and units. In addition, FPGA devices are introduced very soon or just together with the new technologies used in ASIC (Application Specific Integrated Circuits). Today's technologies get closer and closer to the physical limits and the nature of physics. It also is one of the main reasons why the new devices are sensitive to negative effects of various changes of the internal nanostructures and parameters.

The process and parameter variability is increasing rapidly. The effects get much more visible on the latest generally available 28 nm, 22 nm (ready just now), or 14 to 16 nm technologies (under development or sampled in the first commercial lots nowadays) and their respective feature sizes. Voltage scaling does not keep pace with physical scaling and poses serious reliability issues like BTI (Bias Temperature Instability), HCI (Hot Carrier Injection), TDDB (Time-Dependant Dielectric Breakdown), etc. Higher current densities result in various electromigration effects. The aging of the electronic nanostructures, as well as the most of the generally negative internal changes due to various physical mechanisms, causes changes in parameters of CMOS structures; PMOS transistors are generally considered to be more sensitive than NMOS transistor structures. It is typically demonstrated as changes in the gate threshold levels. These changes also result in lowering of the maximal drain current as well as cut-off frequency, elongating the processing delays in the aging-affected circuits, compared to the original design. In case of dependable systems, the key parameter lies in the negative changes in delays of critical paths. The system failures due to such negative effects must be avoided. Hence, all the critical changes have to be detected, in the ideal case the given or sufficient time before it results in the system failure. The new FinFET technology offers many advantages over the traditional planar MOSFETs; however their reliability performance is still not fully understood. NBTI in planar PMOS as PBTI in NMOS has been considered as a less important threat in the earlier nodes having SiO₂/SiON gate oxides. With the introduction of HKMG (High-k Metal Gate), the gate leakage has been reduced, but it has become a serious reliability concern along with BTI-related issues.

Changes in parameters due to process variations and aging along the working lifetime, as well as power supply voltage and temperature variations, can result in significant signal delays and may affect the final design quality and dependability. Especially BTI-induced delays and timing variations may result in delay faults, propagating up to the device or equipment malfunction or failure. In deep-submicrometer devices and nano-scale technologies, it is why NBTI (Negative Bias Temperature Instability), caused in PMOS transistor structures by long low signal levels at the gates, or PBTI (Positive BTI), similar effect observed also in NMOS FET structures when scaling the technology down, also RTN (Random Telegraph Noise) and many new phenomena became visible and important factors influencing circuit's and the chip reliability parameters or lifetime.

Reliability of electronics will be the main concern in future design and development of new microelectronics and nanotechnologies. Reliability physics, reliability issues, its assessment and the system dependability aspects are one of the key areas to be solved and the key point of huge investments and work today. Teams all around the globe work on many advanced solutions.

The thesis document presents an interesting new method, theory and results obtained in various tests including the important values of total delays or signal parametric changes. I do propose a new, low-cost and fast "on-chip" method without utilization of expensive external measurement equipment. It is directly linked to the quality issues of the devices, allowing circuit parametric measurements. The proposed method and methodology allows wide range of basic as well as aging measurements fully on-chip. It could create the "holy-grail" of reliability measurements and also allows us to evaluate foundry technology directly on their product. The aspects of overall power consumption and other factors and conditions are also discussed. There are many measurement results present in this document. In addition, the measurements were performed on different technology nodes, including the latest low-power ones. This document also investigates the area of various effects caused by the main stress factors values to the FPGA chip design and related design trade-offs.

1.1 Background

In 1975, Gordon Moore (born 1929 in San Francisco, California), co-founder of industry leader Intel Corporation, predicted that the number of transistors on a chip would double about every two years [1]. This is known as Moore's law and it says that technology revolution as the number of transistors integrated into microprocessor chips has to be exponentially increased for greater computing power. Moore has also predicted some limits, however those were and are successfully beaten as many other limits predicted many times years ago. In 1971, the Intel 4004 4-bit processor contained 2300 transistors, manufactured using 10 μm process and on the die area of 12 mm^2 and running at 741 kHz with max. TDP 0,63W [2]. Since November 2011, the highest transistor count is in Intel's 61-core 244-thread Xeon Phi commercially available 64-bit CPU with over 5 billion transistors, manufactured using 22 nm 3-D tri-Gate transistor technology at the die area of about 700 mm^2 and it has Max. TDP of very high 300 W [3]. The product is codenamed Knights Landing using a 14nm process as it was announced in June 2013 [4]. The absolute record holds is probably held by NVIDIA Corporation with its Kepler GK110-based 7.1 billion transistor Super GPU, manufactured using TSMC's 28 nm manufacturing process [5] with Max. TDP close to 300 W. In the world of programmable logic gates, the biggest chip today is Xilinx Virtex-7 2000T FPGA, which integrates 2 million logic cells providing an equivalent of 20 million ASIC gates and incorporating 6.8 billion transistors using Stacked Silicon Interconnect technology with 28 nm TSMC's HPL [6] (low power with HKMG) die technology with 65 nm interposer and 19W max. TDP [7]. And the technology is moving forward extremely fast to 20 nm TSMC process generally available now for logic [8], Intel's 14 nm technology for high-end processors [9], and many other technologies for memories from 14 nm to 20 nm technology nodes and feature size from other key technology leaders, like Samsung, IBM, or the newest 15 nm Toshiba NAND memories [10].

Reliability of semiconductor devices and dependability of electronics equipment is one of the most discussed topics today. Many hard-working teams and scientists try to solve really hot issues worldwide. Working in this area for many years, I have performed number of researches and literature search using IEEE, Google and other search engines and also my original programs and scripts running on public as well as non-public databases, where a costly membership is required and offering much more information for my work. Base on a general search in the key areas, Figure 1 shows really strong evolution of the number of IEEE publications from publishers IEEE, AIP, IET, AVS, MITP, VDE, Alcatel-Lucent, IBM, BIAI, TUP and Morgan & Claypool, including conference publications, journals and magazines, books and eBooks, Early Access Articles, standards, and education and learning materials from available files since 1965. Figure 2 show search results for the publications about FPGA

reliability. All the figures show strongly increasing number of published results or ideas, in fact doubled during the last 10 years. It is a clear evidence of very strong interest of research teams as well as development, manufacturing and also implicative interest of customers in work and results in these areas, as this documents aims at as well.




Figure 1. Evolution of the number of publications with keywords “semiconductor reliability”.




Figure 2. Evolution of the number of publications with keywords “FPGA reliability”.

1.2 Motivation

The aggressive scaling of technologies requires utilization of new methods and materials. The nanoscale technologies and devices are subjects to various degradation processes. Application-specific integrated circuits (ASIC) allow design of special or support circuits, however such

products are very expensive in their design as well as manufacturing processes. Fortunately, the invention of programmable devices, especially the Field Programmable Gate Array (FPGA) and their programmable structures have already enabled wider changes in the application functions after its manufacture process. In addition, the most advanced programmable chips are introduced at the newest available and the smallest feature sizes, the minimum designed size of a transistor or a wire in either the x or y dimension, in very short time after the very first availability of new ASIC devices.

Parameters of devices and internal structures can be measured by external or internal circuits and methods. Today, BRAM (block random access memories) are a very standard part of FPGAs. However, **there is absolutely no any publication that discuss or deals with such a way of utilization of BRAMs** for measurements in the chips and also using such data and results for evaluation of the device reliability parameters in order to analyse the actual platform, its actual state and estimate the system dependability. Is possible to create and evaluate multiple programmable test structures, including the measurement blocks, directly on a Field-Programmable Gate Array (FPGA) chip? Is possible to perform a reliability assessment using Lab-On-Chip methodology and with BRAMs?

1.3 Structure of the Thesis

The thesis document has about 190 pages in total and it is organized into 7 comprehensive chapters as follows:

- **Chapter 1 - Introduction** - describes the motivation behind the work efforts together with the goals. There is also *Problem Statement subchapter* showing the problem statement, contribution and structure of this thesis, as well as a large list of the main contributions of this thesis.
- **Chapter 2 State-of-the-art and Theoretical Framework** – tries to make an overview of the area discussed further and describes the actual level of knowledge related to the problem stated in this document. It also describes the details of the methodology and related theories.
- **Chapter 3 – Description of the New Method** introduces the new method and describes its details.
- **Chapter 4 – Experiment and results** - presents a number of experiments, performed measurements and their results.
- **Chapter 5 - Delay-Fault Run-Time XOR-less Aging Detection Unit Using BRAM in modern FPGAs** – introduces my second and completely new method, it describes a completely new solution which can be combined with the new method in order to analyse complex systems with much lower overhead.
- **Chapter 6 - Integration of the Solutions in Complex Systems** – deals with implementation of the methodology and the solution in selected modern systems.
- **Chapter 7 – Conclusions** - makes an overview of this document, presented results, the contribution of the work itself, and it also deals with the future steps and possible further research work.
- References, Appendixes, Glossary and Index.

1.4 Problem Statement, Research Goals

This chapter contains a concise description of the main issues that need to be addressed before anyone tries to solve the problem. Here is list of the problems that the following my research should address:

- The measurement and evaluation processes used in microelectronics and also on modern chips and ASIC devices are very expensive. Most of the reliability-related issues and methods require extremely cost- and time-intensive equipment and approach. Is possible to perform at least some tasks a bit cheaper and also faster and using public, generally available tools?
- There is absolutely no any publication that discuss or deals with such a way of utilization of BRAMs for measurements in the chips and also using such data and results for evaluation of the device reliability parameters in order to analyse the actual platform, its actual state and estimate the system dependability.
- Is possible to create and evaluate multiple programmable test structures, including the measurement blocks, directly on a Field-Programmable Gate Array (FPGA) chip?
- Can BRAMs sustain the testability of chips (also very important topic discussed today)?
- Is possible to perform a reliability assessment using Lab-On-Chip methodology and with BRAMs?

How the new materials can impact it and what could be the evolution of the discussed areas?

1.5 Contributions of the Thesis

The thesis has to be a significant contribution to the area of modern measurement methods and it tries to introduce, map and analyse a completely new area of research. It introduces many completely new methods, ideas, ways of implementation and also important results, not generally available before. The work is focused on SRAM-type or rewritable configuration cell based FPGAs, however many of the ideas and method are applicable to many other systems and technologies.

The following new information is to be introduced by my work and in this document:

- a new method and implementation of measurement of basic parameters of internal structures using BRAM and modified ring oscillator circuits,
- a new differential method for aging measurement purposes using BRAM,
- many new results from measurements of sub-micrometre, deep sub-micrometre and emerging very deep sub-micrometre technologies, especially 45nm, 40 nm and 28 nm FPGAs and technologies,
- technology bottlenecks and important facts observed during set up or during measurements and experiments under extreme conditions,
- an unusual comparison of modern technologies,
- a number of new previously unpublished information and ideas.

2 State-of-the-art

The rapidly growing world of FPGA devices offers important as well as interesting platforms for analyses of process scaling. It also creates new study opportunities in process variations and degradation effects. Changes in parameters of FPGAs in time or under either power supply voltage or temperature variations result in timing variations or delays and may affect the final design quality and dependability. Such timing variations may result in delay faults, up to the final device or equipment malfunction or failure. Today, many dependable systems are based on programmable devices. Designs with programmable structures, such as FPGA devices, must be carefully simulated and tested during the design phase. This area is well-covered by many papers and publications and is being investigated again with the new processes and key technology nodes coming out every approximately 2 years.

Very interesting work and source is [12], where the authors published their wide work, which is close area to mine. There are also many other publications of this team from London available ([13], [14], [15], [16], etc.), representing probably one of the top works in this area close to mine and also time.




Figure 3. Evolution of technology reliability evaluation.

Legend: (a) Measurement of a single device under test with external instrumentation. (b) Signal generation on chip, measured with external devices, either at wafer or at package levels (Figure 3a). To surpass constrains imposed by contacts and cabling, some groups have integrated part of their external instrumentation,

Note: This figure was created in cooperation with imec (B. Kaczer)

At that time (year 2011), I have developed similar solutions completely independently, my solutions use different circuits and I have been focused on new technologies. However it is nice to see similar independent approach, also validated by this as well as few other research teams.

The reliability of semiconductor devices and integrated circuits gets much more visible since 1960s, starting from works like [17] or [18] and [19], up to one of the latest papers [20] from the last year 2014. A great overview of the Design Tools for Reliability Analysis can be found in [21]. Ring Oscillator Reliability Model to Hardware Correlation in 45 nm SOI [22].

The work-horse approach of reliability qualification has always been stressing and measuring of individual

such as GHz frequency sources, directly on chip (Figure 3b). Others have added multiple identical test structures, as well as on-chip selectors, allowing them to study time-dependent variability in deeply scaled technologies (Figure 3c). Using 28 nm technology Field-Programmable Gate Arrays, multiple test structures, including the measurement instrumentation, can be ad-hoc created and evaluated directly on the chip (Figure 3d). A concept of an entire “reliability lab-on-chip” is therefore demonstrated in the thesis document. This concept can also be further extended by employing for example the high-end FPGA embedded processor in the aging evaluation (Figure 3e) of the platform itself, also enabling a completely new dimension of self-intelligence in self-awareness systems.

Dependability is a measure of a system's availability, reliability, and its maintainability, standardized by a set of TC56 standards (IEC60050-191/2: Vocabulary, and so forth). It is also possible to find the following four dimensions of dependability - availability, reliability, safety and security. Dependability, or reliability, describes the ability of a system or component to function under stated conditions for a specified period of time. Dependability is also the most important system property for critical systems, where the costs of effects of the system or equipment failure may be very high. It is a case for example in safety-critical systems, mission-critical systems, or also many other critical systems, like financial or business-critical systems. It is obvious that dependability, and hence the reliability of all the key system components, has to be discussed and solicited in much more systems, than it could be observed years ago.

The reliability of a system can be defined as the ability to perform the specified function(s) under stated condition(s). Various approaches, difficulties, methods, e.g. exist. In general, mechanical reliability prediction is more difficult problem compared to pure electronics or software reliability. The so-called bath-tube curve represents the typical life cycle and device reliability phases of any device, circuit, equipment or part of it. The exact waveform varies case-to-case, however all devices displays 3 basic phases, as shows in the following figure. The reliability assessment works with the most stable and the most important part of the device lifetime – the useful time. It tries to evaluate the reliability parameters (like λ) and to predict the length of the useful device life frame, estimate the point of end of time in the wear-out phase. It is generally considered to start at the point of the initial, post-manufacturing and post-burn-out phase, where devices are subjects to so-called initial or infant mortality. Figure 4 show how the bathtub curve changes with respect to the modern or latest technologies – the initial reliability is lower or infant mortality is higher, while the useful device life gets shorter and the failure rate during the wear out phase increases and the degradation of the device during this phase gets faster.





Figure 4. The bathtub curve with respect to the new **modern** technologies

The objective of a reliability prediction is to determine if the equipment design will have the ability to perform its required functions for the duration of a specified mission profile under given conditions or environment. Reliability predictions are usually given in terms of fails per million hour or mean time between failures (MTBF) or failures in time (FIT).

Mean time between failures (MTBF) is the predicted elapsed time between inherent failures of a system during operation, calculated typically as the arithmetic mean (average) time between failures of a system. It is also used and valid for repairable products. Some systems are not intended to be repaired (non-repairable products, excluding production phase), hence mean time to failure (MTTF) is used in this case, which measures average time to failures with the modelling assumption that the failed system is not repaired. Hence it is very important to perform a classification of the work and repair conditions, device or component lifetime, failures, modes and repair actions. It has direct impact to the way and evaluation of the reliability parameters and reliability assessment itself.



$$\text{Time Between Failures} = \{ \text{down time} - \text{up time} \}$$

Source: http://en.wikipedia.org/wiki/Mean_time_between_failures
 Modified by Petr Pfeifer

Figure 5. Mean time between failures.

A reliability block diagram (RBD), also known as a dependence diagram (DD), shows how component reliability contributes to the overall aggregated reliability parameters of a complex system. RBD is also known as a dependence diagram (DD). It is drawn as a series of blocks connected in series or parallel configurations, representing each single components of the system with a failure rate. Parallel paths are redundant causing that all paths must fail causing the complete parallel network to fail. Any failure along a series path causes the entire series path to fail.




Figure 6. Reliability parameters across the complex systems – a reliability block diagram

2.1 Issues Inherent to CMOS Design

Integrated circuits are made from semiconductor materials such as silicon and insulating materials (silicon dioxide). There are many passive and active components created by various technologies and creating the desired function of the integrated circuit. Complementary metal–oxide–semiconductor (CMOS) is one of the most widely used technologies in integrated circuits. CMOS uses complementary and symmetrical pairs of p-type and n-type metal oxide semiconductor field effect transistors (MOSFETs) for logic functions. It has very good noise immunity and low static power consumption.

Figure 7 shows the main issues inherent to CMOS design¹. There are many other issues related to the testing, packaging and other upper design level layers, like antenna effects causing corruption of structures during plasma etching process, ESD, etc. Most of such issues can be neglected in case of proper design and manufacturing or storage and assembly phases during the device development, manufacturing and all the device life time. In special cases (equipment with long wire connection in harsh environment), also ESD should be taken into account.




Figure 7. Issues inherent to CMOS design

Most of the strong phenomena cause damage to insulators, weakening of the insulator structures and leading to accelerated breakdown and/or increased leakage, increasing leakage currents in general or in reverse biased state. On the opposite side, a damage to wires and junctions results in increasing resistance, increasing resistance in forward biased state of switches, etc. Increased resistance may result for example in increased rate of electromigration, even above the limit model cases used during the design phases.

BTI and especially NBTI (Negative bias temperature instability) is a key reliability issue in MOSFETs, affecting the gate-channel interface and manifesting itself as an increase in the absolute threshold voltage (even under higher temperature) and consequent decrease in drain current and transconductance of a PMOS field-effect transistor structures. There is nitrogen incorporated into the silicon gate oxide to reduce the gate leakage current density and prevent boron penetration, or alternatives in modern high- k metal gate stacks and new materials like hafnium oxides, etc. Also water and many solutions are used during the long and very complex sophisticated manufacturing processes. Obviously, the electric field between the gate and the channel cause creation of interface traps and oxide charge, or migration of sub particles as breaking of SiH bonds at the SiO₂/Si substrate interface by a combination of higher electric

¹ The figure is based on the work of Edward Wyrwas – Physics-of-Failure Approach to Integrated Circuit Reliability, DfR Solutions

field, holes, under temperature, above a certain level of activation energy and over longer time intervals. Hence, NBTI is caused at PMOS transistor structures by long zero/L signal levels at the gate. Therefore the duty cycle (DC) value close to 0 indicates increased probability of NBTI effect at the given signal path. Scaling the technology down, similar effect is also observed in NMOS transistor structures (Positive BTI – PBTI). BTI-induced delays and timing variations may result in delay faults, propagating up to the device or equipment malfunction or failure, especially in deep-submicrometer devices and nano-scale technologies. The details of how BTI occurs in modern technologies are still not entirely clear, however.

Hot carrier injection (HCI) is a phenomenon where one or more of the charge carriers, an electron or a “hole”, gains sufficient kinetic energy in the channel to overcome a potential barrier necessary to break an interface state. The charge carriers can become trapped in the gate dielectric of a PMOS or NMOS transistor and the switching characteristics of the transistor can be permanently changed, causing especially the threshold voltage shift.

Besides the phenomena mentioned above, there are other issues that are typically common to wider set of technologies and structures. For example, time-dependent dielectric breakdown (or sometimes referred as gate oxide breakdown) (TDDB) is a failure mechanism in field-effect transistor structures, when the gate oxide breaks down as a result of long-time application of even relatively low electric field by formation of a conducting path through the gate oxide to substrate due to electron tunnelling current. It is especially when MOSFET structures are operated close to or beyond their specified operating voltages.

In the past years, there were also many issues related to power dissipation (eliminated by proper IC design and packaging), material purity and isotope type or selection issues (emphasizing single-event transition and upset problems especially in 1990’s), metastability issues, latch-up (eliminated by actually standard I/O circuits, eliminated on low V_{dd} technologies and in fact not present on SOI –Silicon-On-Insulator technologies, etc.), antenna effects causing corruption of structures during plasma etching process, etc. seems to be solved for now in very sufficient ways and at many levels. However, the following trends and reliability considerations must be taken into account, reduction of gate oxide thicknesses, reduction of interconnect dimensions, while increasing total wire lengths and number of connections, increasing power densities especially in high-end high-performance devices resulting in thermal issues and higher device operating temperatures, hot-spots, increasing sensitivity to process variations and increase of variations itself, and many new materials introduced or required, while sometimes replacing the old proven ones.

Models for the simultaneous degradation behaviour of multiple failure mechanisms on integrated circuit devices and widely accepted degradation models are available for example from NASA, JPL, University of Maryland, others. Software design tools and large software packs for design of integrated devices and circuits do incorporate them as well. All chip manufacturers do create their own exact models and wide databases, fed by large amount of data available from the production lines, test lines and feedback from the field or customers in general.

The original meaning of the **critical path** was defined as **the longest path**, the path with the longest delay, the longest execution and signal distribution time in a given design or its subset or circuit. Such a path typically determines the maximal working frequency of the given synchronous system - the maximum possible clock rate in the system is determined by the slowest logic path and the parameters of the clock distribution network. Introducing the matters of the wide range of negative and degradation processes, the critical path raised the need of a new term or a redefinition this original one in the way, that it has to be the path, which **can potentially stay the longest one(s) within a given time frame, and/or under given conditions**. It also is called the **aging-critical path**, especially in the case, when this path degrades in some important parameter(s) in the fastest way.

3 Description of the New Method

The ASIC test ring oscillators are typically designed as a series of transistors or any basic structures in such a way which allows oscillations in the chain and generation of desired signals. The test rings consist of n stages or repeated structures. It has to be noted here that the presented method is primarily based on only 1 inverter (logic gate) plus $n-1$ delay stages. In other my experiments, where n inverters were utilized in the ring chain, the rings were too sensitive to the power conditions and generated too high noise. It is one of the biggest differences to most of designs and methods that are used or can be found in industrial or research papers.

The method utilizes BRAM (Block RAM) and undersampling within corresponding Nyquist zones, delivering relative as well as absolute data. Duty cycle can be also calculated very easily. The presented method allows both the external as well as complete in-situ data acquisition and processing. Me and my colleagues have already presented a VARP VLIW solution in [66] and [67], allowing complete, extremely easy and low-cost implementation of the method into soft-cores on many Xilinx and Altera platforms. In addition, this solution can be directly combined with the novel XOR-less aging detection unit, introduced in [44]. The data can be processed directly on the FPGA chip or by an external PC (offline). The original usage of the developed solution was for the purposes of aging measurement; however the method has much wider usage.

When incorporated in some final design, the selected (measured) or critical path aging effects can be estimated based on the measurement of duty cycle of the signal. As reported many times, NBTI (Negative bias temperature instability) is caused at PMOS transistor structures by long zero/L signal levels at the gate; hence duty cycle DC in value close to 0 indicates increased probability of NBTI effect at the given channel. Scaling the technology down, similar effect is observed also in NMOS transistor structures (Positive BTI – PBTI).




Figure 8. The first part of the basic principle of on-chip parameter measurements.¹

The results of measurement of the SLICE or CLB parameters presented further in this document were obtained by a frequency measurement method, delivering very stable results and capable of measurement of delays with the resolution in the range of 0.1 ps (typically 100 fs, in some cases the resolution can be better, but it could be influenced by the noise level among the circuit modes). It

is possible to perform the measurement without a need of any external equipment, utilizing just one precise on-board 100MHz or 200 MHz crystal or MEMS-based oscillator as the base clock frequency used in most of high-end solutions today. This value of the reference frequency was selected because of its simplicity and also it is selectable all across the main development kits and platform.

The method typically allows measurement of parameters of the FPGA basic configurable units, however also measurement of internal circuits and devices down to CMOS inverter or

pass-gate levels is possible even within selected, already existing and available types of programmable integrated circuits. Special modes of operation allow reconfigurations in the number of active stages or set up the active stress voltage levels all along selected temporarily inactive ring oscillators. A *differential* method (e.g. BTI impact and reliability assessment purposes, [68] or [69]) compares on-line a path of selected ring in stressed mode 0 or 1 to another ring, typically oscillating all the time. The result sampled to memory is directly the difference between selected 2 ring oscillators. It is suppressing supply voltage and the die temperature variations much better, than in the case when the rings are compared fully separately. Advanced delay-fault detection mode [44] can be used. Data from dedicated units like in [64] can be internally utilized as well.

Advanced 40 nm technology as well as the newest successful and widely used 28 nm technology is very fast, therefore most of the test ring oscillators were designed as addressable four-stage rings. See Figure 9 and Figure 10 with the example of the exact implementation of the rings in Xilinx FPGA. Only 35 selected rings were designed as much longer, allowing generation of frequencies below the sampling frequency f_s . The extended version of the solution uses programmable number of stages in each ring, however the set of possible lengths of the ring and number of the CLBs in the chain must be specified during the design phase. **Each stage utilizes one LUT** and one flip-flop in the **latch** mode (single SLICE). Only **the last stage** in each ring **inverts** its input in order to create the ring oscillator. Each ring has one **enable signal** and one **special signal**, determining level 0 or 1 across the whole path **when the ring is disabled** (off). The last signal allows a change in the ring structure and can control the total length of the chain. The output of the ring and dedicated BRAM bit or data stream will be also named a “channel” in this document.




Figure 9. An example of the implemented short ring.




Figure 10. Implementation of test rings and control signals.

The last version of the test rings has also introduced a programmable length of the rings, where the new signal can change the length of the ring, allowing oscillations generated by various number of the basic logic units while maintaining same location of the measured test structures without special constraints. It enables a completely new dimension of the measurement itself as well as advanced data processing using different data and calculations on same structures, however running in different modes of operations or influencing each other in different ways.

The ring oscillators and their parameters or control signals can be programmed by a separate control chain(s) in most of cases and especially in non-reconfigurable types of FPGA

or programmable devices, like Altera or Lattice FPGAs or CPLD (Complex Programmable Logic) devices using e.g. Flash cells or hybrid structures. In reconfigurable types of programmable devices (Xilinx FPGAs), all the ring oscillators and their parameters or control signals can be programmed or read back to the main unit by a special configuration streams. If properly solved at the synthesis levels, the final design will contain more oscillators to be used for the measuring purposes and also the spectrum of the measured parameters can be wider or the overall granularity can be finer.

The whole design, written in Verilog (description in [70]), incorporates an array of up to 1024 addressable two-stage ring oscillators in total, each of them can be separately switched on (enabled) and off (disabled) by its dedicated enable signal. In addition, the off-state can be also fully controlled, as mentioned in the previous subchapter. This feature is used for the **study of aging effects** and change in parameters of PMOS (marked as zero/0/L) or NMOS (marked as one/1/H) state applied for long time to selected set of rings, while others (marked as X) can run for days, weeks or months. In addition, the complexity of the solution results in different final design of each single ring – some are designed utilizing local routings, some as near-by SLICES or CLBs. In the final set of 1024 rings, subsets of selected rings were identified, based on timing or location constraints or interests, some with near same parameters, each belonging to selected group of always-running rings, or rings with temporary 0/L or 1/H state.




Figure 11. A general implementation in programmable technologies and the general principle in an illustrative way.

The presented approach is new in its background as well as application. However, and in addition to such approach, the overall method simplicity and quality of the results is increased by utilization of Block RAM units (BRAM) in modern FPGA devices. It enables a new dimension of measurements and data acquisition. The Block RAM units implemented in modern devices incorporate true dual-port 8-transistor cells in RAM blocks. In addition, such

blocks incorporate perfectly synchronized samplers as a series of D-type flip-flops (DFFs) integrated at all the data and address bit inputs, control signals and optionally at the data outputs (such output flip-flops can be bypassed, while the input ones are fixed in the BRAM functional block).

A very typical block RAM logic diagram used in near all modern FPGA devices consists of a memory array, latches and input and optional output registers. This basic (single data bit) unit is implemented in 18 or 36 copies utilizing the same address, clock and mode or enable inputs, while sharing area in the same dedicated locations across the FPGA die. In some types of FPGA, the memory blocks can also be routed in a cascade mode creating a large dual-port 36 Kb block RAM with port widths of up to 72 bits. The length of memory block is configurable with respect to the number of used data bits. The extended size of data bits allows optional error check and correct (ECC) function by implementation of parity or similar memory data content checking and also correction mechanism. The memory block provides one additional data bit per each group of standard 8 data bits. The input data and registers are sampled in all modes of operations, the output register can be used or passed by the output multiplexer. Each memory access, read or write, is controlled by the clock, all inputs, data, address, clock enables, and write enables are registered. Nothing happens without a clock. During a write operation, the data output can reflect either the previously stored data, the newly written data, or can remain unchanged. A programmable FIFO logic is implemented in some FPGA families as well.

The memory blocks are populated in high numbers all across the FPGA die. It is obvious that the number of BRAM blocks is much lower than the number of other logic components. The entire pool of configurable logic blocks (CLBs and SLICES) is interleaved by BRAM blocks or dedicated DSP (digital signal processing, multiply and accumulate) blocks. BRAM modes The Block RAMs circuits can be configured in various modes, these modes represent the final data and address configurations and may limit the size of the basic block or a chunk of data in the final data stream. FPGAs manufactured using 28 nm technology (TSMC) have some new features, like power gating implementation (unused blocks are completely switched off) and also the new external power supply V_{CCBRAM} is used to power the block RAM memory cells.

Table 1. Number of available BRAM blocks present in various Xilinx FPGA families.

<i>Family</i>	<i>Technology</i>	<i>BRAM blocks (min.)</i>	<i>BRAM blocks (max.)</i>	<i>BRAM Size Total (max.)</i>	<i>Source</i>
Virtex 5	65 nm	36	516	18,6Mb	[75] DS174 (v2.0), [76] DS192 (v1.3)
Spartan 6	45 nm	12	268	4,8Mb	[77] DS160 (v2.0)
Virtex 6	40 nm	156	1064	38Mb	[78] DS150 (v2.4)
Artix	28 nm	50	365	13Mb	[79] DS180 (v1.15)
Kintex	28 nm	135	955	34Mb	[79] DS180 (v1.15)
Kintex Ultrascale	20 nm	540	2160	76Mb	[80] DS890 (v1.3), [81] UltraScale Architecture Product Selection Guide
Virtex 7	28 nm	795	1880	68Mb	[79] DS180 (v1.15)
Virtex Ultrascale	20 nm	1260	3780	136Mb	[80] DS890 (v1.3), [81] UltraScale Architecture Product Selection Guide

Regarding the required number of memory blocks, the number of BRAM blocks in FPGAs is typically not aligned to 2^n (it means 256, 1024, 4096 blocks) and thank to this reality and typical size of cache memories, some BRAMs stay unused in most of designs. Table 1 shows numbers and total sizes of BRAM blocks available in each modern product line and FPGA families. My measurement blocks and delay-fault detectors can use just such spare blocks. In addition, they can use only interconnect resources or minimal spare logic resources. In most of cases, my aging detectors do not affect the original design the FPGA designs updated of the aging and reliability measurement units.



Figure 12. Size of BRAM blocks available in various modern Xilinx FPGA families.

Figure 11 shows an overview of Table 1 in graphical illustrative format and shows also the trend, clearly indicating strongly rising the total number and capacity of BRAM blocks in modern FPGAs.

Figure 13 illustrates the key part of the method and the usage of BRAMs, where waveforms of ad-

hoc created oscillators are streamed and sampled into memory blocks of size n bits. As the main key outputs, duty cycle (shortened as DC) and frequency are calculated, resp. the relative zone frequency (shortened as CH) in active Nyquist zone k of the sampling frequency f_s . The relative zone frequency of all the circuit or delay t_d per one stage of s -stage long ring oscillator can be calculated for given data stream using simple linear formula, very effectively implementable in software or hardware resources.




Figure 13. The basic principle of the method and complete on-chip parameter measurements using BRAM blocks.²

² Multiple digital oscillators across the chip and the resulting data streams are sampled in the synchronous memory block. The entire area and circuits of chip can be measured and processed using e.g. partial or dynamic reconfiguration.

The method can also be implemented using sets of counters. However, simple design, implementation, extensibility and wide are new and unique advantages of this new method. The design and implementation remain same for all the evaluation processes as well as source of data. In addition, this method allows processing of partial data streams utilizing the same resources. For example, ring oscillator start-up phases as well as steady oscillation phases can be analysed in the same BRAMs and data streams by changing the start and stop addresses. No any special set of programmable counters and logic is required at all – only one tiny and easily implementable fixed set of already presented dedicated resources is connected to already existing designs using interconnect resources only. In addition, such BRAM blocks can be still utilized as a standard RAM memory in processor systems, if the measurement tasks are not in process. Memory segmentation techniques are available as well.

3.1 Nyquist zones and undersampling

When the ring outputs are latched, acquiring bits or data from the ring oscillators and channels and creating the data streams, sampling is performed as the key process of converting a signal into a numeric sequence. The Nyquist–Shannon sampling theorem, named after Harry Nyquist and Claude Shannon, more commonly referred to as the Nyquist sampling theorem or the sampling theorem, is the fundamental result in the field of information theory, and it says that if a function $x(t)$ contains no frequencies higher than f_n hertz, it is completely determined by and can be reconstructed giving its ordinates at a series of points equidistantly spaced $1/(2f_n)$ apart, or a given band-limited function can be perfectly reconstructed from a countable sequence of samples if the band limit $f_s/2$, which is no greater than half the sampling rate f_s (in Hertz or Samples per second). The half-period from DC (zero frequency) to $f_s/2$ (half the sampling frequency) is often called the *Nyquist interval* or the *Nyquist region* or the first *Nyquist zone 0*. The $f_s/2$ is called *Nyquist frequency*. The band from the Nyquist frequency $f_s/2$ to the sampling frequency f_s is the *Nyquist zone 1*, and so forth. This key theory is all well-described and referenced in all literature and sources dealing with sampling or signal processing methods or technologies, starting from the key famous paper [82], followed by a comprehensive overview presented in [83].

Figure 14 describes it in detail and shows an example of the signal spectrum, Nyquist zones and undersampling.




Figure 14. Signal spectrum and an example of undersampled signals

Undersampling or bandpass sampling, in general, is a technique where the signal is sampled at a sample rate below its Nyquist rate or twice the upper cut-off frequency, but one is still able to reconstruct the signal. It means that a given signal can be sampled by another, much lower frequency signal, while same parameters of the given signal can be still reconstructed. However, when one undersamples a bandpass signal, the samples are indistinguishable from the samples of a low-frequency alias of the high-frequency signals. Hence, e.g. the frequency of the given signal f_g sampled at the rate of f_s cannot be determined without previous knowledge of the exact number of its Nyquist zone, because the data sampled and results calculated are de facto invariant to the number of the Nyquist zone, as the general theory shows.

Any purely sine-wave unit signal results in a single solution and just one Fourier coefficient. Periodic functions defined on the unit circle are simply projected by the Fourier transform to the sequence of its Fourier coefficients. A harmonic of a wave is a component frequency of the signal that is an integer multiple of the fundamental frequency. When this fact is simplified to the presented undersampling approach, the Fourier analysis shows that only periodic signals with duty cycle 50% sampled by an ideal signal and equidistant sample points may result in a single unique result. A signal with its duty cycle not equal to 50% (the duration of zero or one in purely digital binary representation) must result in multiple frequencies in terms of its absolute fundamental as well as all the spectrum of their harmonic components. Therefore, the frequency of such signals cannot be explicitly determined by the undersampling method and such values of the duty cycle will result in an error in measurement or even complete impossibility to calculate or determine even basic components of the sampled or signal measured. The following lines show it all in a very illustrative way.

3.2 Evaluating duty cycle

A duty cycle (or duty factor) is typically defined as percentage of time that an entity spends in an active state as a fraction of the total time under consideration. A standard formula can be used to calculate the Duty Cycle (DC) of the selected signals as follows:

$$Duty\ Cycle = \frac{\tau}{T} \quad (3-1)$$

where

τ is the duration of 1 (is active state H or logic 1),

T is the period.

Using a probabilistic approach and sampling the signal at random uniformly distributed time points as well as sampling the data signals asynchronously - it means the sampling signal is different from its component in the Nyquist interval in its frequency, allowing to sweep the sampling point along the basic signal interval - we get:

$$Duty\ Cycle = \lim_{n \rightarrow \infty} \frac{\sum_{j=1}^n x_j}{n} \approx \frac{\sum_{j=1}^n x_j}{n}; \forall n \gg 1 \quad (3-2)$$

or

$$DC = \frac{\sum_{j=1}^n x_j}{n} \quad (3-3)$$

where

n is the number of samples in BRAM,

x_j is the j -sample (sampled 0 or 1),

and DC is in the range of $\langle 0, 1 \rangle$.

As mentioned above in the theory subchapter, the duty cycle information is important information in determining the frequency of a signal. However, changes in the duty cycle may be efficiently used in an analysis of the signal path and determining for example NMOS or PMOS field-effect transistor gate threshold values. In an ideal case, if the threshold is set at a half of the circuit power supply voltage, and the delays in the circuit are the same for both L to H and H to L (the circuit and entire path has sufficient bandwidth and it transports a signal transition in exactly the same way), the duty cycle of such a signal sampled by an ideal sampler with zero jitter and the same threshold value will result in the same number of zeroes and ones in a sufficiently high even number of samples in sampled data streams. The even number of samples is already ensured by the length of the memory blocks, typically 2^{bn} , where bn is typically 10 in modern FPGA devices, enabling typically 1024 memory rows and 18 or 36 data streams per each single BRAM unit.

3.3 Evaluating frequency

If sampling periodic signals with a duty cycle very close to 50 % (H:L levels of the digital signal in their length close to 1:1), the following evaluated formula for undersampling and the corresponding Nyquist zone can be used and the frequency calculated easily from the data, using a linear or hyperbolic format and corresponding algorithm. However, precise measurement of the frequency in terms of its absolute value is not required at all. In fact, the only parameter measured is the change of frequency within a Nyquist zone. Therefore, in the following linear formula, only the value of CH is to be evaluated as a relative number of transitions in the sampled data streams, such as:

$$CH = \frac{\sum_{j=2}^n |x_j - x_{j-1}|}{n} \quad (3-4)$$

where

n is number of samples.

x_j is the j -sample (sampled 0 or 1),

and CH is in the range of $\langle 0, 1 \rangle$.

In this case, the subtraction and the absolute value can be calculated using the XOR (eXclusive-OR, symbol \oplus) logic operation. This logic operation, as a logic gate, is already present in high amount in the configuration logic blocks in programmable logic devices, including FPGAs and CPLDs. Using this XOR-gate already present in the chips, **no** any special or any intensive logic resources are required at all. It also is one of the very basic operations supported by all ALU (Arithmetic Logic Unit) in processor systems.

Using the XOR operation, we get the following formula:

$$CH = \frac{\sum_{j=2}^n (x_j \oplus x_{j-1})}{n} \tag{3-5}$$

If DC is 50%, the frequency (linear formula) can be calculated as follows:

$$f = \frac{f_s}{2} (k + m) - \frac{f_s}{2} (\text{sgn}(m - 1)) \left(\frac{\sum_{j=2}^n |x_j - x_{j-1}|}{n} \right) = \tag{3-6}$$

$$= \frac{f_s}{2} \left(k + m - \text{sgn}(m - 1) \cdot \left(\frac{\sum_{j=2}^n |x_j - x_{j-1}|}{n} \right) \right); n \gg 1 \tag{3-7}$$

Hence, the average delay of each single stage can be calculated as:

$$t_d = \frac{1}{f_s \cdot \left(k + m - \text{sgn}(m - 1) \cdot \left(\frac{\sum_{j=2}^n |x_j - x_{j-1}|}{n} \right) \right)}; n \gg 1 \tag{3-8}$$

where

f_s is the sampling frequency,

k is the active Nyquist zone number (0,1,2,3, ...), while the first Nyquist zone (here starting from number zero) is 0 Hz to $f_s/2$,

m is k modulo 2,

S is the number of stages in the ring oscillator.

As mentioned in the theory subchapter above, in order to exactly determine or calculate the frequency of the digital signal, its duty cycle must be equal to 50 % and also the sampler (sampling unit) has to have ideal parameters. Figure 15 shows the impact of the duty cycle ratio on determining the frequency as it was introduced above.




Figure 15. Simulated effect of duty cycle on frequency evaluation (with detail).

Not only the theory, but also the simulations performed as well as real tests show, that duty cycle DC of 50 ± 3 % as well as the typical jitter in the range of picoseconds causes acceptable error below 10 %, while the results can be finally adjusted under certain conditions. In case of changes in DC while CH stays the same, it is obvious, that we are facing some change of the circuit or FET transistor threshold levels. Any changes in the frequency are caused by variations in voltage of internal power supply rails or die temperature.

3.4 *Absolute and differential method*

The new proposed methodology allows implementation of two key methods, called *absolute* and *differential*. The absolute method uses an external signal as the clock signal of the sampler unit or the BRAM clock input. It utilizes typically 100 MHz clock signal as the source of sampling frequency from the on-board crystal oscillator unit already present on most of development boards and kits. If the stability and quality of the oscillator and all the signal path is high, the method is surprisingly sensitive to detect very tiny changes in temperature or power supply voltages, and the resolution is sufficient enough to detect a human finger is touching the FPGA package (the sensitivity is approximately 0.7 ps/K in case of 45 nm low-power Samsung technology [84]) as well as stress effects in the FPGA silicon substrate due to e.g. torque, moment of force applied to the FPGA package or the whole PCB board. Random telegraph noise (RTN) exhibited by deep-submicrometer metal-oxide-semiconductor metal-oxide-semiconductor field-effect transistors can be detected as well. **The absolute method is used mainly for measurement of parameters of the basic units of the devices, delays, strong crosstalk, mutual changes in threshold values and dependencies of the internal structures to e.g. temperature or voltage absolute values or variations.**

The new differential method is a completely new method invented. In this case, the clock source of the sampling unit or the BRAM clock input is connected to another selected ring oscillator output, typically much longer in its number of chain units, or in having specific parameters. This solution creates **completely in-situ method**, because the measured objects, the measuring unit, data acquisition and data storage unit as well as the data processing units are on the same chip, device or in the same package. Owing to this fact, all the parts of the solution do have same or very similar environmental conditions, while utilizing different sets of transistors or basic circuits, paths and logic blocks. This solution suppresses the effects of temperature changes to acceptable minimum levels (an increase in temperature by 40 degree of Kelvin represents typically only about 10 % of measured aging effects per month) even on its very basic data processing level. **The differential method is used especially for aging and device degradation processes measurement and analysis purposes. If combining advanced matrix operations and data from measurements using also the absolute method, electromigration effects, various crosstalks and other mutual effects as well as tiny changes in the device can be detected at much higher sensitivity levels.**

3.5 *Method's sensitivity and resolution aspects*

In the case of the absolute method, the overall quality of the outputs generated by the method presented is determined by the external clock sources and quality of the signal paths to the device. In both cases, both mentioned key parameters of the method are directly affected by the amount of data available in the data streams. However, the maximum BRAM sampling frequency is limited to those around 300 MHz in low-power or 600 MHz in high-performance modern FPGA devices. Also the jitter caused by the BRAM input units, crosstalk,

interconnections, and consequently data samples, creates additional errors in the measurement. Figure 16 shows the results of experiment, where the sampler shows uniformly distributed jitter at various levels. The results clearly show that the error caused in measurement of the signal frequency is below 2 % in the first Nyquist zone and the number of stages used in the ring oscillators. It is highly limited close to the limits of the frequency band, while the measurements at the centre frequency are nearly unaffected.

The length of a data block obtained per one cycle is in MB (4Kb to 64Kb per channel). In case of higher number of rings, each data path consists of 1024 bits. During the tests, the length of data in 1 kbit per channel was observed as the minimum to get some reasonable outputs. Arrays larger than 64 Kb provide no significant improvement in final results. The raw data can be extremely easily compressed by a simple lossless compression method (for example run-length), or advanced compression method like Huffman compression, LZW, etc.). The data can be processed by the internal processor (typically ARM processor cores on modern FPGA devices, or any type of soft-core processor solutions, such as Microblaze in my case) or sent out of the chip via USB or JTAG to a PC and processed there. The way of utilization of BRAM and the presented algorithms are suitable for multicore systems and multiprocessing as well.




Figure 16. Simulated impact of jitter of sampler on frequency evaluation.

For the absolute measurement mode, just one precise on-board crystal oscillator is utilized as the base clock frequency, typically 100 MHz or 200 MHz. This value was selected because of its simplicity and also because it is selectable all across the main development kits and platform. Theoretical resolution of the method is limited by the maximum sampling frequency and length of the sampled data block. Theoretical resolution of the method is obviously limited by detection of at least one difference in two data streams of two sampled frequency sources or outputs of ring oscillators.

The real usable and stable values of the method's resolution, on real structures and using full BRAM data width, are typically in the range of tens of picoseconds, also due to jitters, wider aperture window and lower BRAM clock frequencies used in most of designs.

3.6 Delay-Fault Run-Time XOR-less Aging Detection Unit Using BRAM in modern FPGAs

The reliability issue, including aging processes in modern devices with very fine structures and utilizing programmable technologies, being applied in high-performance or dependable systems in various safety, automotive or space applications, is sometimes very difficult to predict, measure or watch. The task is well-mastered in the world of ASIC, the situation is slightly different for FPGA devices. Modern FPGA devices incorporate number of true dual-port memory blocks with 8-T cells, hence offering new options. However, such blocks are typically used for data storage and processing purposes. This chapter presents my completely new solution as a new way of utilization of the RAM block (BRAM) for the delay fault detection purposes. The BRAM and a simple controller log risky transitions or delay fault events and may positively affect the overall reliability of the device as well as all the system.

The aging of the electronic nanostructures, as well as the most of the generally negative internal changes due to various physical mechanisms, causes changes in parameters of CMOS structures; PMOS transistors are more sensitive than NMOS. It typically results in changes in the gate threshold levels or interconnects (electro-migration). These changes also result in lowering of the maximal drain current and cut-off frequency, elongating the processing delays in the aging-affected circuits (compared to the original design). An overview of the aging issue and solutions in FPGA can be found e.g. in [124], the degradation analysis can be found in [14], interconnects delay issue is described in [125]. In case of dependable systems, the key parameter lies in the negative changes in delays of critical paths. The system failures due to such negative effects must be avoided. Hence, all the critical changes have to be detected, in the ideal case the given or sufficient time before it results in the system failure.

One of the possible solutions is to measure changes in internal structures, typically propagation delays of selected signals with automatic detection of events above given limits. As long as the timing requirements of all paths are correct, lowering maximal working frequency of transistors or structures doesn't affect the overall reliability of the circuit or system. Aging stays visible and causes problem only if the propagation delays in implemented logic path exceed the given values. The usually used technique of detection of the timing violations is to generate another auxiliary clock signal and sample the end of the critical logic path twice with a short mutual delay. It means to sample the output of latches or D-Flip Flops (DFF) of selected paths at two (or more) time points around the original (global) clock rising (or falling) edge, and compare all the output values, typically by XOR gates. In critical paths and during work of dependable systems along their lifetime, no any change of the output of the logic part of the design (routed to the DFFs input) is permitted within the given setup and hold timing constraints [85] and [86]. When the output values differ, one (or more) of the first in line latches or other DFF has probably sampled a wrong value. It means that a metastability or SET/SEU (Single-Event Transition/ Upset) has occurred. If signals with those wrong parameters are propagated in the system or processed by following circuits, it may cause wrong functionality of the circuits or device. It directly influences the internal functionality and reliability of the dependable system.

It is very difficult to find papers or previous work about aging detectors using BRAMs, as well as other results from this area in FPGAs. However, the work described in [126] shows sufficient stability of the internal FPGA structures, including the front DFFs of the BRAM blocks (see [72] or [71] for all details). As mentioned, the BRAMs are typically used for data storage or processing purposes. However, the BRAMs in modern FPGAs offer many new options, they have been improved (see [72], [71], and [127], and their reliability is similar to

the rest of the chip area of devices nowadays, for example [43]). In addition, high-quality externally-induced-SEU-free devices (Actel, BAE, and other military grade devices) already exist, while one of the biggest issue – aging effects – remains and gains with lowering of lithography technologies.

Figure 17 shows the basic idea of the new solution. It is obvious, that it is only an extension of the standard solution, while the delay-fault detection DFF is replaced by the BRAM resources, already containing very well synchronized DFFs in the front stage unit (described in [71], [72], [85] and [86]). Moreover, this my solution doesn't incorporate any XOR gate to be added to the original design. During the implementation of the presented solution, it was found that the interconnect network delays (NET), in the CLBs and crossbar switch arrays, are in the desired time range. The clock distribution network and paths are quite well designed. And in some cases, only the delays of interconnect paths can be utilized. The final solution should avoid a must of processing of data stored at different rows (memory address or sampling time). The already latched signal (output of the BRAM) is routed back to the BRAM and latched again in the next cycle. It ensures the desired time independence of rows in the memory. It is obvious, that this approach and way of implementation in fact completely isolates all the events. Each memory address location (row) and data in the BRAM can be processed as fully separated events. The XOR operation is performed by the CPU operation. However, the memory locations can be written and read fully asynchronously, while no any extra read cycle or existence of the previous corresponding data is required.




Figure 17. Main idea of the new solution (no XOR gate is required)

The detailed timing parameters of the final design can be obtained from the design analyses, or results from PlanAhead (or any other tool), or it can be measured as well. For the direct measurement purposes, it is required to implement only one diagnostic signal, in the best case

allowing generation of periodical signals in the critical path. Some systems already incorporate such feature for self-checking purposes; thus no any other signals are required. The signal must be generated fully asynchronously to the clock signal, or synchronously with well-defined L and H widths, jitter or time delays, allowing calculation of the aging detector unit parameters. The tests performed with fully asynchronous signals clearly showed, that the results are surprisingly very stable, and in the required range of tens or hundreds of picoseconds.

Figure 18 shows the simplest implementation of the solution. It presents only the main idea. The virtual zero delays are never present in any real system. The simplest solution gains just from the existence of significant interconnect delays. The delays must be determined or designed in order to setup required delay sensitivity. This complex solution can be insufficient in some systems, but many systems can utilize just this simplest solution. It was previously validated on the test systems (with Xilinx Spartan 6 and Virtex 6 FPGAs), that the interconnect delays can be quite short in the range of hundreds of picoseconds (with subsets in tens of picoseconds), depending on the type and length of interconnect. These delays are fully sufficient to cover setup/hold times.




Figure 18. The very minimal version of the proposed detector – no any SLICE or CLB resources are used for XORs




Figure 19. The proposed aging detector can be easily implemented into already existing designs in Xilinx FPGAs

Figure 19 shows an example of the real implementation of the presented solution in a standard design. In the following test and its description, the end of the critical path is named AGING_DT and the final DFF is named SAMPLER.

The proposed solution was tested and validated on Xilinx FPGAs: Digilent’s Atlys Spartan FPGA Development board, incorporating a 45 nm Xilinx Spartan®-6 LX45 FPGA device in a 324-pin BGA package on the board, and a single 100MHz clock source³. In addition, some tests were done on a ML605⁴ board with a 40 nm Virtex-6 device. The boards were connected to a standard PC via USB (JTAG). No any other device or special equipment was utilized or required. The standard ISE Design Suite 13.4 (64bit version) from Xilinx was used. A set of short supporting software for the final data processing was written in GNU C/C++.

Table 2 shows an example of data obtained during the tests. AGING_DT column is the sampled aging output, SAMPLER is the sampled output of D-Flip-Flop or the output latch, already existing in the original design.

Table 2. An example of the detected risky transitions by the proposed XOR-less aging detector

Address @	AGING_DT @n	SAMPLER @n	AGING_DT @n-1
n+0	1	1	1
n+1	0	0	1
n+2	0	0	0
n+3	0	0	0
n+4	1	1	0
n+5	1	1	1
n+6	0	1	1
n+7	0	0	0

The key point of the solution is that the CPU has to check only the data consistency of the last two columns – both must be identical. This is fully asynchronous to the CPU performance; the columns must be same at the same memory address location and at any sample time for years; otherwise a delay fault is detected. The data consistency between the AGING_DT column at (n-1) and at (n) position (the first and the third column) should be also kept

at any time, naturally only when the logging is off. Data inconsistency may occur very often during asynchronous access of the detector unit and CPU (<1% in our test system). Finally, the table shows two examples of the suspected changes, when the data has changed very close to the clock domain. It is obvious, that the AGING_DT signal has changed or was not stable a short time (< 1 ns) close to the previous clock edge [n+0], during 1→0 transition, resp. 0→1 transition in the 2nd case. The parameters of the implemented solution (in the steps set by the used architecture) can be adjusted by special constrains, put on the optimal placement of the utilized BRAM, while only interconnects can be rerouted.

³ <http://www.digilentinc.com/Products/Detail.cfm?Prod=ATLYS>

⁴ <http://www.xilinx.com/products/boards-and-kits/EK-V6-ML605-G.htm>

4 Experiments and Results

The main advantage of the experiments described in this chapter is in utilization of the standard tools only and generally available development kits, no other tools or expensive equipment (oscilloscope, logic analyser, etc.) is required at all. The method is based on a simple core design. It is easily scalable thanks to the flexible key part of the design. The design can utilize also programmable internal matrixes for dynamic scaling of the rings.

4.1 65 nm FPGA device and platform

The first test board and the FPGA type used for the first test purposes were Xilinx ML506 board⁵ with 65 nm Virtex 5 FPGA XC5VSX50T-FFG1136 manufactured using 65 nm copper CMOS process technology (1.0V core voltage). The device has about 8160 slices, 780 Kb of distributed RAM and 4752 Kb of Block RAM employing 132 blocks, each 36 Kb in each true dual-port RAM block. There is also a socket populated with a 100-MHz oscillator. The programmable clock generator provides 33 MHz, 27 MHz, and a differential 200 MHz clock to the Xilinx FPGA. Please see [102], [103] and [104] for more details about this platform.

4.2 45 nm low-power FPGA device and platform

Regarding 45nm test platform, Digilent's Atlys Spartan FPGA Development board⁶ was used for the test purposes, having one Xilinx Spartan®-6 LX45 FPGA on the board, (in my case and FPGA type a chip having approximately 44 K logic cells, 6822 slices with look-up tables (LUT), 54576 flip-flops, 172 pieces of 18 Kb true dual-port RAM blocks of 2088 Kb block memory, etc.). The die is manufactured using a 45nm Samsung low-power copper process technology [84] and assembled on the board in a 324-pin BGA package. There is also a single 100 MHz clock source on the board. Please see [77] for details about Spartan Xilinx FPGA family and about Atlys board in [105].

4.3 40 nm high-performance FPGA device and platform

Some tests were done also on ML605⁷ development board utilizing Virtex®-6 XC6VLX240T-1FFG1156 FPGA device manufactured using 40nm process. This device has 241152 logic cells, 37680 slices and 416 pieces of 36 Kb true dual-port RAM blocks (14976 Kb in total in BRAMs only). There is also a differential 200 MHz and a single-ended 66 MHz socketed clock source present on the board. Please see [78], [86], [106] and [107] for more details about this platform.

4.4 28 nm low-power and high-performance FPGA devices and platforms

Two samples of Digilent's low-cost ZedBoard™ Field Programmable Gate Array (FPGA) Development board⁸ were used for the test and measurement purposes, having one Xilinx Zynq™-7000 SoC (All Programmable System on Chip) FPGA type XC7Z020-1CLG484 on the board. The FPGA device is a member of the Artix™-7 low-cost Xilinx FPGA product family, intended for the application segment similar to previous Spartan® product families (see Xilinx press release from July 17, 2012). The die is manufactured using TSMC's advanced

⁵ <http://www.xilinx.com/products/boards-and-kits/HW-V5-ML506-UNI-G.htm>

⁶ <http://www.digilentinc.com/Products/Detail.cfm?Prod=ATLYS>

⁷ <http://www.xilinx.com/products/boards-and-kits/EK-V6-ML605-G.htm>

⁸ <http://www.digilentinc.com/Products/Detail.cfm?Prod=ZEDBOARD>

28 nm high-performance, low-power copper process technology, incorporating dual-core ARM® Cortex™-A9 based application processor unit (APU), programmable logic (in my case an FPGA type having approximately 85 K logic cells, 53200 look-up tables (LUT), 106400 flip-flops, 140 pieces of 36 Kb true dual-port RAM blocks of 560 KB block memory, etc.), cache or other memories, interfaces, DSP blocks, etc. Please see e.g. Xilinx datasheets [79], [108], [87] and [109] for more details about the FPGA families, including all the detailed information mentioned in the WP423 in [110]. The Kintex family details can be found in [88]. The FPGA is assembled on the board in a 484-pin BGA package. There is also a single 100 MHz clock source available on the board. Please see [111] and [112] for more details, as well as the ZedBoard community web [113] for additional information and support.

4.5 Software Tools Used

Only a standard software set of tools from Xilinx, ISE Design Suite 14.x in the 64bit version was used. The proprietary data processing software was written in GNU C. This my new software pack is a part of a new Open-Source data processing toolbox, used especially for devices parameter measurement, mapping, optimum parameter-aware placement and routing, up to a final project testing and reliability assessment purposes.

4.6 Selected results

The following figures show a short set of selected results. The first figure 20 shows an example of results of my measurements in this area, results of measurements of internal FPGA delays (look-up tables - LUT - plus latch delay, A_n input to DQ output, plus interconnects - NET). It is based on evaluation of the output frequency of each ring oscillator using the absolute method presented in this document. It shows measurable and clearly detectable mutual impact and changes in ring oscillator frequency and delays in the logic, if selected set of oscillators is switched on and off. Ring #30 has visible immediate impact to frequency (delays) of ring #31. Ring #17 influences ring #30 in much lower way. Ring #1 is located completely out of the previous set of ring oscillators. This ring is obviously not significantly affected by work mode or workload of any other ring oscillator. The following figures show a comparison of both 28 nm and 45 nm low-power platforms for the overall design power consumption, however measured only at the core voltage power rails (V_{core} or V_{int}). One important fact has to be noted here, that the core voltage rail is not routed only to the FPGA device (please see the schematic diagram and other related documents), but also to one external device. Based on the modifications made to one board (the external devices were physically disconnected from the power rails), the measurement error caused by the mentioned fact was evaluated below 12 % of the total values. This is considered to be not significantly affecting the data and results presented in this document. The experiments were performed on 2 pieces of the boards for each technology (4 development boards in total) with measured differences below acceptable 10 % overall error. Our 28nm Zynq device is clearly more sensitive to voltage variations than the previous Spartan 45nm technology node. Figure 30 shows obvious issues in 28 nm devices caused by the internal protected mechanism and XADC unit. Figure 31-33 show an example of the measured aging waveforms and the last figure shows a proof of the methodology and that all ring oscillators behave the same way within the selected sets or groups of oscillators, it means the group, where the rings are oscillating all the time, and the two other groups where the rings are held at zero or one logic levels for very long time (typically 1 hour) in order to stress the entire path and transistors in the logic path, and the oscillations are enabled only for a short time of 1 ms in order to measure the performance of the chain, transistors and units.




Figure 20. Example of mutual impact and crosstalk and the temperature impact on delays in selected SLICES and ring oscillators.




Figure 21. Comparison of both platforms for the overall design power consumption (relative measures).




Figure 22. Comparison of both platforms for maximum working frequency with respect to the core voltage (the area in grey indicates the recommended working range by the FPGA)




Figure 23. Comparison of both platforms with respect to the recommended working conditions in Xilinx specifications.




Figure 24. Comparison of both platforms for overall design power consumption.




Figure 25. An example of leakage measured in one of our previous temperature-related experiments.




Figure 26. Duty cycle and detailed core voltage change results for 28 nm Zynq device.




Figure 27. Measurement results of the duty cycle to core voltage change for 45 nm Spartan 6.




Figure 28. An example of the log data during the measurements and experiments.




Figure 29. The maximum frequency relative change and key space available for mitigation of aging effects.




Figure 30. Duty cycle of ring oscillators with various lengths to the die temperature measured by BRAMs.




Figure 31. An example of the application of the reliability lab-on-chip methodology - BTI in 65nm FPGA with V_{th} changes projected to duty cycle.




Figure 32. An example of degradation processes measured in 40 nm technology – change in the duty cycle.




Figure 33. An example of degradation processes measured in high-performance 28 nm Virtex technology, showing relative frequency of ring oscillators working in different modes.




Figure 34. An example of unrolled results of members of the measured groups of ring oscillators – all rings in the group behave in the same way.

5 Summary, conclusions, discussion and open questions

I have presented a new methodology and its key theory background. The reconfigurable lab-on-chip concept is available as well, including the underlying method and selected results from in-situ measurements, based on undersampling and on-chip generated and analysed BRAM data streams. The method allows extremely easy and precise way of measurement of parameters and parameter shifts in devices and circuits, reliability testing, better estimation of reliability parameters and their initial or periodic assessment. It also includes all the developed multi-platform solutions, new equations, XOR-less aging detection unit and also the key differential aging measurement mode using BRAMs. A lot of new, sometimes also previously unpublished data and results from measurements and experiments on various technologies down to very popular 28 nm were included and discussed as well. The area of research itself seems to be also a new one. For example Google Scholar webpage shows, when looking for the search results of the keywords “FPGA, aging, undersampling”, the obvious exclusivity of the research presented in this document, that it is obviously unique in its topic as well as results, volume and set of activities. It is also very difficult to find any other paper dealing with BRAM utilization for the purpose and in the way presented in this document.

The presented results show and also confirm generally observed important trends in microelectronics and the modern nanotechnologies. The method is applicable to general as well as complex systems. I have implemented and validated the method and trends on complex systems. The presented solution enables additional reliability enhancements with extremely low added costs, positively affecting the design’s final MTBF (Mean Time Between Failures) or MTTF (Mean Time To Failure) reliability parameters.

The presented work and methodology is definitely based on modern solutions and technologies. The results shown in this document validates the required and sufficient sensitivity and easy implement ability in modern systems and measurement of various parameters of circuits and devices. However the experiment and measurements were not performed on larger amount of various products and pieces of FPGA devices, chips and programmable circuits. In the microelectronic industry, 50 to 200 pieces are typically used for general information and technology qualification, Intel has presented a data from millions of pieces shipped to customers. Any such a volume is not reachable at all in our conditions. At our university, we have a possibility to test one piece only, or a few pieces from approximately 10 boards used for teaching purposes. However, it is not possible to make any piece unusable for students and teaching processes, damage it, or lose the warranty in case of the very new development boards and other products. Therefore, it is intended to apply the presented methodology and implement such solutions in higher volumes and systems and we are focusing on closer cooperation with our existing or new partners.

The future is intended for detailed study of the already implemented as well as many new solutions and mechanism, their analyses, description, modelling, and better understanding. Our growing reliability data bank is an important part of the final methodology and toolbox, allowing complete measurement of most of the today’s internal structures, their usage for special parameter-aware placement and routing in critical designs, evaluation or estimation of the key reliability parameters with respect to the initial values or points, up to the key simple or complex continuous or on-demand reliability assessments tasks.



6 References

- [1] G. Moore, "Progress in digital integrated electronics [Technical literature, Copyright 1975 IEEE. Reprinted, with permission. Technical Digest. International Electron Devices Meeting, IEEE, 1975, pp. 11-13.]," *Solid-State Circuits Society Newsletter, IEEE*, pp. 36-37, Sept. 2006. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4804410>
- [2] Intel Corporation. (1975) 4004 Single Chip 4-bit P-Channel Microprocessor. [Online]. http://www.intel.com/Assets/PDF/DataSheet/4004_datasheet.pdf
- [3] Intel Corporation. (2012) Intel Xeon Phi Coprocessors. [Online]. <http://ark.intel.com/products/family/71840/Intel-Xeon-Phi-Coprocessors>
- [4] Intel Corporation. (2013) Chip Shot: Intel Reveals More Details of Its Next Generation Intel Xeon Phi Processor at SC'13. [Online]. http://newsroom.intel.com/community/intel_newsroom/blog/2013/11/19/chip-shot-at-sc13-intel-reveals-more-details-of-its-next-generation-intel-xeon-phi-tm-processor
- [5] NVIDIA Corporation. (2014) NVIDIA's Next Generation CUDA Compute Architecture: Kepler GK110 The Fastest, Most Efficient HPC Architecture Ever Built - White Paper. [Online]. <http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf>
- [6] Taiwan Semiconductor Manufacturing Company. (2014) 28nm Technology Overview. [Online]. <http://www.tsmc.com/english/dedicatedFoundry/technology/28nm.htm>
- [7] Xilinx. (2014) Virtex-7 FPGA Family. [Online]. <http://www.xilinx.com/products/silicon-devices/fpga/virtex-7/index.htm>
- [8] Taiwan Semiconductor Manufacturing Company. (2014) 20nm Technology Overview. [Online]. <http://www.tsmc.com/english/dedicatedFoundry/technology/20nm.htm>
- [9] Intel Corporation. (2014, March) Intel Custom Foundry Demonstrates Industry-Leading General Purpose SerDes on 14nm Process. [Online]. http://newsroom.intel.com/community/intel_newsroom/blog/2014/03/20/intel-custom-foundry-demonstrates-industry-leading-general-purpose-serdes-on-14nm-process
- [10] Toshiba. (2014, April) Toshiba Starts Mass Production of World's First 15nm NAND Flash Memories. [Online]. http://www.toshiba.co.jp/about/press/2014_04/pr2301.htm
- [11] Kaizad Mistry. (2011) Tri-Gate Transistors: Enabling Moore's Law at 22nm and Beyond, Intel Technology & Research page. [Online]. www.intel.com/technology
- [12] J. Levine, E. Stott, G. Constantinides, and P. Cheung, "Online Measurement of Timing in Circuits: For Health Monitoring and Dynamic Voltage and Frequency Scaling," in *Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium on*, Toronto, ON, Canada, Jan. 2012, pp. 109-116. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6239800>
- [13] E. Stott and P. Cheung, "Improving FPGA Reliability with Wear-Levelling," in *Field Programmable Logic and Applications (FPL), 2011 International Conference on*, Chania, Crete, Greece, September 2011, pp. 323-328. [Online]. <http://ieeexplore.ieee.org/xpl/login.jsp?arnumber=6044838>
- [14] E. Stott, J. Wong, P. Sedcole, and P. Cheung, "Degradation in FPGAs: Measurement and modelling," in *Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays*, Monterey, California, USA, February 2010, pp. 229-238. [Online]. <http://dl.acm.org/citation.cfm?id=1723152>
- [15] E. Stott, P. Sedcole, and P. Cheung, "Modelling degradation in FPGA lookup tables," in *Field-Programmable Technology, 2009. FPT 2009. International Conference on*, Sydney, NSW, December 2009, pp. 443-446. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5377640>
- [16] E. Stott, J. Wong, and P. Cheung, "Degradation Analysis and Mitigation in FPGAs," in *Field Programmable Logic and Applications (FPL), 2010 International Conference on*, Milano, Italy, August 2010, pp. 428-433. [Online]. <http://ieeexplore.ieee.org/xpl/login.jsp?arnumber=5694288>
- [17] J. Smith and J. Vaccaro, "Failure Mechanisms and Device Reliability," in *Reliability Physics Symposium, 1967. Sixth Annual*, Los Angeles, CA, USA, Nov. 1967, pp. 1-9. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4207750>
- [18] R. Stewart, "Causal Basis for System Failure Rate Calculations," in *Reliability Physics Symposium, 1967. Sixth Annual*, Los Angeles, CA, USA, Nov. 1967, pp. 166-169. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4207773>
- [19] C. Ryerson, "Mathematical Modeling for Predicting Failure Rates of Component Parts," in *Reliability Physics Symposium, 1967. Sixth Annual*, Los Angeles, CA, USA, Nov. 1967, pp. 10-15. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4207751>
- [20] M. Botzler, P. Zeiler, and B. Bertsche, "Failure prediction by means of advanced usage data analysis," in *Reliability and Maintainability Symposium (RAMS), 2014 Annual*, Colorado Springs, CO, USA, Jan. 2014, pp. 1-6. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6798508>
- [21] B. Zhihong LiuMcGaughy and J. Ma, "Design tools for reliability analysis," in *Design Automation Conference, 2006 43rd ACM/IEEE*, San Francisco, CA, USA, 2006, pp. 182-187. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1688786>
- [22] v. Dam and M. Hauser, "Ring oscillator reliability model to hardware correlation in 45nm SOI," in *Reliability Physics Symposium (IRPS), 2013 IEEE International*, Anaheim, CA, April 2013, pp. CM.1.1-CM.1.5. [Online]. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6532061
- [23] A. Ghetti, C. Monzio Compagnoni, A. Spinelli, and A. Visconti, "Comprehensive Analysis of Random Telegraph Noise Instability and Its Scaling in Deca–Nanometer Flash Memories," *Electron Devices, IEEE Transactions on*, pp. 1746-1752, Aug. 2009. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5159507>
- [24] P. Hyuk-Min KwonIn-Shik HanJung-Deuk BokSang-Uk ParkYi-Jung JungGa-Won LeeYi-Sun ChungJung-Hwan LeeChang Yong KangKirsch and R. Jammy, "Characterization of Random Telegraph Signal Noise of High-Performance p-MOSFETs With a High- κ Dielectric/Metal Gate," *Electron Device Letters, IEEE*, pp. 686-688, May 2011. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5735182>

- [25] D. Fugazza, D. Ielmini, S. Lavizzari, and A. Lacaita, "Random telegraph signal noise in phase change memory devices," in *Reliability Physics Symposium (IRPS), 2010 IEEE International*, Anaheim, CA, May 2010, pp. 743-749. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5488741>
- [26] J. Black, "Electromigration - A brief survey and some recent results," *Electron Devices, IEEE Transactions on*, pp. 338-347, Apr 1969. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1475796>
- [27] J. Black, "Mass Transport of Aluminum by Momentum Exchange with Conducting Electrons," in *Reliability Physics Symposium, 1967. Sixth Annual*, Los Angeles, CA, USA, Nov. 1967, pp. 148-159. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4207771>
- [28] J. Black, "Physics of Electromigration," in *Reliability Physics Symposium, 1974. 12th Annual*, Las Vegas, NV, USA, USA, April 1974, pp. 142-149. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4208018>
- [29] J. Bukowski and W. Goble, "Validation of a mechanical component constant failure rate database," in *Reliability and Maintainability Symposium, 2009. RAMS 2009. Annual*, Fort Worth, TX, USA, Jan. 2009, pp. 338-343. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4914699>
- [30] H. Mine, "Reliability of a Physical System," *Circuit Theory, IRE Transactions on*, pp. 138-151, May 1959. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1086604>
- [31] J. Suran, "Effect of Circuit Design on System Reliability," *Reliability and Quality Control, IRE Transactions on*, pp. 12-18, March 1961. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5007249>
- [32] L. Hellerman and M. Racite, "Reliability Techniques for Electronic Circuit Design," *Reliability and Quality Control, IRE Transactions on*, pp. 9-16, Sept. 1958. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5007177>
- [33] H. Mine, "Reliability of physical system," *Information Theory, IRE Transactions on*, pp. 138-151, May 1959. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1057526>
- [34] Y. Miura and Y. Matukura, "Investigation of Silicon-Silicon Dioxide Interface Using MOS Structure," *Japan Journal of Applied Physics*, vol. 5, p. 180, 1966.
- [35] L. Tsetseris, X. Zhou, D. Fleetwood, D. Schrimpf, and S. Pantelides, "Physical Mechanisms of Negative-Bias Temperature Instability," *Applied Physics Letters*, vol. vol. 86, pp. pp.1-3, 2005.
- [36] T. Grasser et al., "Recent advances in understanding the bias temperature instability," in *Electron Devices Meeting (IEDM), 2010 IEEE International*, San Francisco, CA, USA, Dec. 2010, pp. 4.4.1-4.4.4. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5703295>
- [37] T. Grasser et al., "Advanced characterization of oxide traps: The dynamic time-dependent defect spectroscopy," in *Reliability Physics Symposium (IRPS), 2013 IEEE International*, Anaheim, CA, USA, April 2013, pp. 2D.2.1-2D.2.7. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6531957>
- [38] T. Grasser et al., "Analytic modeling of the bias temperature instability using capture/emission time maps," in *Electron Devices Meeting (IEDM), 2011 IEEE International*, Washington, DC, USA, Dec. 2011, pp. 27.4.1-27.4.4. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6131624>
- [39] B. Kaczer et al., "Origin of NBTI variability in deeply scaled pFETs," in *Reliability Physics Symposium (IRPS), 2010 IEEE International*, Anaheim, CA, USA, May 2010, pp. 26-32. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5488856>
- [40] R. Wittmann et al., "Impact of NBTI-driven parameter degradation on lifetime of a 90nm p-MOSFET," in *Integrated Reliability Workshop Final Report, 2005 IEEE International*, Oct. 2005, p. 4 pp. [Online]. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1609573
- [41] Hong LuoYu WangKu HeRong LuoHuazhong YangYuan Xie, "Modeling of PMOS NBTI Effect Considering Temperature Variation," in *Quality Electronic Design, 2007. ISQED '07. 8th International Symposium on*, San Jose, CA, March 2007, pp. 139-144. [Online]. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4149025
- [42] C. Lei JinMingzhen XuTan, "An Investigation on the Permanent Component of NBTI Degradation in a 90nm CMOS Technology," in *Solid-State and Integrated Circuit Technology, 2006. ICSICT '06. 8th International Conference on*, Shanghai, Oct. 2006, pp. 1147-1149. [Online]. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4098349
- [43] Xilinx. (2014, March) UG116 (v9.8) : Device Reliability Report - Fourth Quarter 2013. [Online]. http://www.xilinx.com/support/documentation/user_guides/ug116.pdf
- [44] P. Pfeifer and Z. Pliva, "Delay-fault run-time XOR-less aging detection unit using BRAM in modern FPGAs," in *Electronics Conference (BEC), 2012 13th Biennial Baltic*, Tallinn, Estonia, October 2012, pp. 81-84, IEEE Catalog Number: CFP12BEC-ART. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6376820>
- [45] Douglas Sheldon. (2011) FPGA - Overview of JPL Efforts under NEPP, Jet Propulsion Laboratory California Institute of Technology. [Online]. <http://nepp.nasa.gov/workshops/etw2011/submissions/talks/Tuesday/0930%20-%20FPGA%20-%20Overview%20of%20JPL%20Efforts%20under%20NEPP.pdf>
- [46] Altera. (2014, May) About Altera's Cyclone FPGA Series. [Online]. <http://www.altera.com/devices/fpga/cyclone-about/cyc-about.html>
- [47] Altera. (2007, April) Achieving Low Power in 65-nm Cyclone III FPGAs - White Paper. [Online]. <http://www.altera.com/literature/wp/wp-01016.pdf>
- [48] Jacopo Franco, Ben Kaczer, and Guido Groeseneken, *Reliability of High Mobility SiGe Channel MOSFETs for Future CMOS Applications*. Dordrecht: Springer Science+Business Media, 2014.
- [49] Prashant Singh, *On-chip NBTI and Gate-Oxide-Degradation Sensing and Dynamic Management in VLSI circuits*, 3476814th ed. Ann Arbor, MI, USA: ProQuest, 2011.
- [50] H.E. Neil Weste and Money David Harris, *Integrated Circuit Design*, Fourth Edition ed. Boston, MA, USA: Pearson Education, Inc., publishing as Addison-Wesley, 2011.
- [51] Elie Maricau and Georges Gielen, *Analog IC Reliability in Nanometer CMOS*. New York, USA: Springer Science+Business Media, 2013.

- [52] K. Saluja, S. Vijayakumar, and W. Sootkaneung, "NBTI Degradation: A Problem or a Scare?," in *VLSI Design, 2008. VLSID 2008. 21st International Conference on*, Hyderabad, India, Jan. 2008, pp. 137-142. [Online]. http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4450493
- [53] A. Asenov, R. Balasubramaniam, A. Brown, and J. Davies, "RTS amplitudes in decananometer MOSFETs: 3-D simulation study," *Electron Devices, IEEE Transactions on*, pp. 839-845, March 2003. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1202636>
- [54] V. Huard et al., "NBTI degradation: From transistor to SRAM arrays," in *Reliability Physics Symposium, 2008. IRPS 2008. IEEE International*, Phoenix, AZ, USA, Jan. 2008, pp. 289-300. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4558900>
- [55] J. Franco et al., "Reduction of the BTI time-dependent variability in nanoscaled MOSFETs by body bias," in *Reliability Physics Symposium (IRPS), 2013 IEEE International*, Anaheim, CA, April 2013, pp. 2D.3.1-2D.3.6. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6531958>
- [56] M. Li WangQiuyi YeRobert WongLieber, "Product Burn-in Stress Impacts on SRAM Array Performance," in *Reliability physics symposium, 2007. proceedings. 45th annual. ieee international*, Phoenix, AZ, USA, April 2007, pp. 666-667. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4227744>
- [57] M. Toledano-Luque et al., "Response of a single trap to AC negative Bias Temperature stress," in *Reliability Physics Symposium (IRPS), 2011 IEEE International*, Monterey, CA, April 2011, pp. 4A.2.1-4A.2.8. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5784501>
- [58] F. Schanovsky, O. Baumgartner, W. Goes, and T. Grasser, "A detailed evaluation of model defects as candidates for the bias temperature instability," in *Simulation of Semiconductor Processes and Devices (SISPAD), 2013 International Conference on*, Glasgow, Sept. 2013, pp. 1-4. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6650559>
- [59] P. Weckx et al., "Defect-based methodology for workload-dependent circuit lifetime projections - Application to SRAM," in *Reliability Physics Symposium (IRPS), 2013 IEEE International*, Anaheim, CA, April 2013, pp. 3A.4.1-3A.4.7. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6531974>
- [60] J. Franco et al., "Impact of single charged gate oxide defects on the performance and scaling of nanoscaled FETs," in *Reliability Physics Symposium (IRPS), 2012 IEEE International*, Anaheim, CA, April 2012, pp. 5A.4.1-5A.4.6. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6241841>
- [61] C. Young et al., "Detection of Trap Generation in High-k Gate Stacks due to Constant Voltage Stress," in *VLSI Technology, Systems, and Applications, 2006 International Symposium on*, Hsinchu, April 2006, pp. 1-2. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4016625>
- [62] B. Kaczer et al., "The relevance of deeply-scaled FET threshold voltage shifts for operation lifetimes," in *Reliability Physics Symposium (IRPS), 2012 IEEE International*, Anaheim, CA, USA, April 2012, pp. 5A.2.1-5A.2.6. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6241839>
- [63] A. Hokazono, S. Balasubramanian, K. Ishimaru, and H. Ishiuchi, "Forward Body Biasing as a Bulk-Si CMOS Technology Scaling Strategy," *Electron Devices, IEEE Transactions on*, pp. 2657-2664, Oct. 2008. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4631378>
- [64] M. Ruffoni and A. Bogliolo, "Direct Measures of Path Delays on Commercial FPGA Chips," in *Signal Propagation on Interconnects, 6th IEEE Workshop on. Proceedings*, Pisa, Italy, May 2002, pp. 157-159. [Online]. <http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=4027685>
- [65] T. Karnik and K. Sung-Mo, "An empirical model for accurate estimation of routing delay in FPGAs," in *Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995 IEEE/ACM International Conference on*, San Jose, CA, USA, Nov. 1995, pp. 328-331. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=480136>
- [66] P. Pfeifer, Z. Pliva, M. Scholzel, T. Koal, and H. Vierhaus, "On performance estimation of a scalable VLIW soft-core in XILINX FPGAs," in *Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2013 IEEE 16th International Symposium on*, Karlovy Vary, Czech Republic, April 2013, pp. 181-186, IEEE Catalog Number: CFP13DDE-ART, Brno University of Technology. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6549813>
- [67] P. Pfeifer, Z. Pliva, M. Scholzel, T. Koal, and H. Vierhaus, "On performance estimation of a scalable VLIW soft-core on ALTERA and XILINX FPGA platforms," in *Applied Electronics (AE), 2013 International Conference on*, Pilsen, Czech Republic, September 2013, pp. 1-4, IEEE Catalog Number: CFP1369A-PRT, University of West Bohemia. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6636515>
- [68] J. Keane and C. Wei ZhangKim, "An Array-Based Odometer System for Statistically Significant Circuit Aging Characterization," *Solid-State Circuits, IEEE Journal of*, pp. 2374-2385, Oct. 2011. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5959997>
- [69] L. Pong-Fei and K. Jenkins, "A built-in BTI monitor for long-term data collection in IBM microprocessors," in *Reliability Physics Symposium (IRPS), 2013 IEEE International*, Anaheim, CA, USA, April 2013, pp. 4A.1.1-4A.1.6. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6532003>
- [70] IEEE, "IEC/IEEE Behavioural Languages - Part 4: Verilog Hardware Description Language (Adoption of IEEE Std 1364-2001)," pp. 0_1-860, March 2005. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=1406532>
- [71] Xilinx. (2014, February) UG363 (v1.8) : Virtex-6 FPGA Memory Resources - User Guide. [Online]. http://www.xilinx.com/support/documentation/user_guides/ug363.pdf
- [72] Xilinx. (2011, July) UG383 (v1.5) : Spartan-6 FPGA Block RAM Resources - User Guide. [Online]. http://www.xilinx.com/support/documentation/user_guides/ug383.pdf
- [73] Xilinx. (2014, January) UG473 (v.1.10) : 7 Series FPGAs Memory Resources - User Guide. [Online]. http://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
- [74] Xilinx. (2013, December) UG573 (v1.0) : UltraScale Architecture Memory Resources - Advance Specification User Guide. [Online]. http://www.xilinx.com/support/documentation/user_guides/ug573-ultrascale-memory-resources.pdf
- [75] Xilinx. (2010, March) DS174 (v2.0) : Virtex-5Q Family Overview - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds174.pdf

- [76] Xilinx. (2012, March) DS192 (v1.3) : Radiation-Hardened, Space-Grade Virtex-5QV Family Overview - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds192_V5QV_Device_Overview.pdf
- [77] Xilinx. (2011, October) DS160 (v2.0) : Spartan-6 Family Overview - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds160.pdf
- [78] Xilinx. (2012, January) DS150 (v2.4): Virtex-6 Family Overview - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf
- [79] Xilinx. (2014, February) DS180 (v1.15) : 7 Series FPGAs Overview - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf
- [80] Xilinx. (2014, May) DS890 (v1.3) : UltraScale Architecture and Product Overview - Advance Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf
- [81] Xilinx. (2014, May) UltraScale Architecture Product Selection Guide. [Online]. http://www.xilinx.com/publications/prod_mktg/ultrascale_product_selection_guide.pdf
- [82] C. Shannon, "Communication in the Presence of Noise," *Proceedings of the IRE*, vol. 37, no. 1, pp. 10-21, January 1949. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=1697831>
- [83] Z. Song and D. Sarwate, "The frequency spectrum of pulse width modulated signals," *Signal Processing*, vol. 83, no. 10, October 2003. [Online]. <http://dl.acm.org/citation.cfm?id=950459>
- [84] Samsung. (2014) 45nm Technology Overview. [Online]. <http://www.samsung.com/global/business/semiconductor/foundry/process-technology/40-45nm>
- [85] Xilinx. (2011, October) DS162 (v3.0) : Spartan-6 FPGA Data Sheet: DC and Switching Characteristics - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf
- [86] Xilinx. (2014, March) DS152 (v3.6) : Virtex-6 FPGA Data Sheet: DC and Switching Characteristics - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds152.pdf
- [87] Xilinx. (2014, February) DS187 (v1.11) : Zynq-7000 All Programmable SoC (Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf
- [88] Xilinx. (2014, March) DS182 (v2.8) : Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics - Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds182_Kintex_7_Data_Sheet.pdf
- [89] Xilinx. (2014, May) DS892 (v1.2) : Kintex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics - Advance Product Specification. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds892-kintex-ultrascale-data-sheet.pdf
- [90] U. Guler and G. Dunder, "Maximizing randomness in ring oscillators for security applications," in *Circuit Theory and Design (ECCTD), 2011 20th European Conference on*, Linköping, Aug. 2011, pp. 118-121. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6043291>
- [91] D. Qingqi and J. Abraham, "Jitter decomposition in ring oscillators," in *Design Automation, 2006. Asia and South Pacific Conference on*, Yokohama, Jan. 2006, p. 6 pp. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1594696>
- [92] Y. Hirakawa, A. Motomura, K. Ota, N. Mimura, and K. Nakamura, "A universal test structure for the direct measurement of the design margin of even-stage ring oscillators with CMOS latch," in *Microelectronic Test Structures (ICMTS), 2012 IEEE International Conference on*, San Diego, CA, March 2012, pp. 18-22. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6190605>
- [93] C. Hochberger, M. Changgong LiRaitza, and M. Vogt, "Influence of operating conditions on ring oscillator-based entropy sources in FPGAs," in *Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on*, Oslo, Norway, Aug. 2012, pp. 555-558. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6339378>
- [94] M. Gag, T. Wegner, A. Waschki, and D. Timmermann, "Temperature and on-chip crosstalk measurement using ring oscillators in FPGA," in *Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2012 IEEE 15th International Symposium on*, Tallinn, Estonia, April 2012, pp. 201-204. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6219057>
- [95] M. Bucci, L. Germani, R. Luzzi, A. Trifiletti, and M. Varanonuovo, "A high-speed oscillator-based truly random number source for cryptographic applications on a smart card IC," *Computers, IEEE Transactions on*, pp. 403-409, April 2003. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1190581>
- [96] Z. Xuan and A. Apse, "A Low-Power, Process-and- Temperature- Compensated Ring Oscillator With Addition-Based Current Source," *Circuits and Systems I: Regular Papers, IEEE Transactions on*, pp. 868-878, May 2011. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5671512>
- [97] Z. Hui, "Start-up analysis for differential ring oscillator with even number of stages," in *Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on*, Kuala Lumpur, Dec. 2010, pp. 636-639. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5774827>
- [98] T. Nakura, M. Ikeda, and K. Asada, "Ring oscillator based random number generator utilizing wake-up time uncertainty," in *Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian*, Taipei, Nov. 2009, pp. 121-124. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5357194>
- [99] K. Wold, "Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings," in *Reconfigurable Computing and FPGAs, 2008. ReConFig '08. International Conference on*, Cancun, Dec. 2008, pp. 385-390. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4731825>
- [100] Y. Haile and P. Leong, "An FPGA Chip Identification Generator Using Configurable Ring Oscillators," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, pp. 2198-2207, Dec. 2012. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6087303>
- [101] A. Maiti, L. McDougall, and P. Schaumont, "The Impact of Aging on an FPGA-Based Physical Unclonable Function," in *Field Programmable Logic and Applications (FPL), 2011 International Conference on*, Chania, Sept. 2011, pp. 151-156. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6044799>
- [102] Xilinx. (2009, June) UG348 (v3.0.3): ML505/ML506/ML507 Getting Started Tutorial. [Online]. http://www.xilinx.com/support/documentation/boards_and_kits/ug348.pdf

- [103] Xilinx. (2011, May) UG347 (v3.1.2): ML505/ML506/ML507 Evaluation Platform - User Guide. [Online]. http://www.xilinx.com/support/documentation/boards_and_kits/ug347.pdf
- [104] Xilinx. (2009, June) UG349 (v3.1): ML505/ML506/ML507 Reference Design - User Guide. [Online]. http://www.xilinx.com/support/documentation/boards_and_kits/ug349.pdf
- [105] Digilent. (2013, August) Atlys Board Reference Manual. [Online]. http://www.digilentinc.com/Data/Products/ATLYS/Atlys_rm_V2.pdf
- [106] Xilinx. (2011, October) UG533 (v1.5): Getting Started with the Xilinx Virtex-6 FPGA ML605 Evaluation Kit. [Online]. http://www.xilinx.com/support/documentation/boards_and_kits/ug533.pdf
- [107] Xilinx. (2012, October) UG534 (v1.8): ML605 Hardware - User Guide. [Online]. http://www.xilinx.com/support/documentation/boards_and_kits/ug534.pdf
- [108] Xilinx. (2014, April) UG480 (v1.3.1) : 7 Series FPGAs and Zynq-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter - User Guide. [Online]. http://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf
- [109] Xilinx. (2013, December) DS190 (v1.6) : Zynq-7000 All Programmable SoC Overview. [Online]. http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf
- [110] E. Mohsen. (2013, July) WP423 (v2.2) : Reducing System Power and Cost with Artix-7 FPGAs. [Online]. http://www.xilinx.com/support/documentation/white_papers/wp423-Reducing-Sys-Power-Cost-28nm.pdf
- [111] Zedboard.org. (2014) Digilent's ZedBoard Zynq FPGA Dev.board documentation. [Online]. <http://www.digilentinc.com/Products/Detail.cfm?Prod=ZEDBOARD>
- [112] AVNET. (2012, August) ZedBoard (Zynq TM Evaluation and Development) - Hardware User's Guide v1.1. [Online]. http://www.zedboard.org/sites/default/files/ZedBoard_HW_UG_v1_1.pdf
- [113] Zedboard.org. (2014) ZedBoard community dedicated webpage. [Online]. <http://www.zedboard.org/>
- [114] LINEAR Technology. (2010, June) LTC2481 - 16-Bit SD ADC with Easy Drive Input Current Cancellation and I2C Interface (REV.C). [Online]. <http://cds.linear.com/docs/en/datasheet/2481fc.pdf>
- [115] Texas Instruments. (2004, October) Small, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571 - Application Report SLVA196. [Online]. <http://www.ti.com/lit/an/slva196/slva196.pdf>
- [116] Texas Instruments. (2014, March) LM10500 5A Step-Down Energy Management Unit (EMU) With PowerWise Adaptive Voltage Scaling (AVS). [Online]. <http://www.ti.com/lit/ds/symlink/lm10500.pdf>
- [117] LINEAR Technology. (2008, April) Application Note 119A: Powering Complex FPGA-Based Systems Using Highly Integrated DC/DC uModule Regulator Systems; Part 1 of 2 - Circuit and Electrical Performance. [Online]. <http://cds.linear.com/docs/en/application-note/an119afb.pdf>
- [118] LINEAR Technology. (2008, April) Application Note 119B: Powering Complex FPGA-Based Systems Using Highly Integrated DC/DC uModule Regulator Systems; Part 2 of 2 - Thermal Performance and Layout. [Online]. <http://cds.linear.com/docs/en/application-note/an119bfb.pdf>
- [119] Digilent. (2010, June) Atlys Schematics. [Online]. http://www.digilentinc.com/Data/Products/ATLYS/Atlys_C2_sch.pdf
- [120] Digilent. (2012, June) ZedBoard Documentation - Schematic (REV C.1). [Online]. http://www.zedboard.org/sites/default/files/documentations/ZedBoard_RevC.1_Schematic_130129.pdf
- [121] P. Mangalagiri, R. Sungmin BaeKrishnan, and V. Yuan XieNarayanan, "Thermal-aware reliability analysis for Platform FPGAs," in *Computer-Aided Design, 2008. ICCAD 2008. IEEE/ACM International Conference on*, San Jose, CA, USA, Nov. 2008, pp. 722-727. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4681656>
- [122] P. Weber et al., "Toolset for measuring thermal behavior of FPGA devices," in *Thermal Investigations of ICs and Systems (THERMINIC), 2013 19th International Workshop on*, Berlin, Germany, Sept. 2013, pp. 48-53. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6675251>
- [123] G. Burke et al. (2004) Operation of FPGAs at Extremely Low Temperatures. [Online]. http://www.baengineering.com/b159_burke_p-1.pdf
- [124] A. Amouri and M. Tahoori, "A Low-Cost Sensor for Aging and Late Transitions Detection in Modern FPGAs," in *Field Programmable Logic and Applications (FPL), 2011 International Conference on*, Chania, Greece, September 2011, pp. 329-335. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6044839>
- [125] E. Chmelar, "FPGA interconnect delay fault testing," in *Test Conference, 2003. Proceedings. ITC 2003. International*, September 2003, pp. 1239-1247. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1271113>
- [126] P. Pfeifer and Z. Pliva, "On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults," in *Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on*, Oslo, Norway, August 2012, pp. 743-746. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6339167>
- [127] C. Hu and S. Zain. (2010, May) NSEU Mitigation in Avionics Applications. [Online]. http://www.xilinx.com/support/documentation/application_notes/xapp1073_NSEU_Mitigation_Avionics.pdf
- [128] Douglas L. Perry, *VHDL: Programming by Example*, 4th ed.: McGraw-Hill, 2002.
- [129] M. Sung-Man ChoJeong-Hyun LeeChang et al., "High Pressure Deuterium Annealing Effect on Nano-Scale Strained CMOS Devices," in *Reliability physics symposium, 2007. proceedings. 45th annual. ieee international*, Phoenix, AZ, April 2007, pp. 674-675. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4227748>
- [130] E. Stott, P. Sedcole, and P. Cheung, "Fault tolerant methods for reliability in FPGAs," in *Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on*, Heidelberg, Germany, September 2008, pp. 415-420. [Online]. <http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4629973>

7 List of Publications and Presentations of the Author

My IEEE papers can be found in SCOPUS (Pfeifer Petr, Author ID: 55513243800), ORCID (Pfeifer Petr, Author ID: 0000-0001-7661-0778), ResearchID (D-3727-2014) or ResearchGate (http://www.researchgate.net/profile/Petr_Pfeifer) and Google scholar (<http://scholar.google.com/citations?user=jcpilXQAAAAJ>).

- [1] **PFEIFER, P., PLIVA, Z.:** A New Method for In-Situ Measurement of Parameters and Degradation Processes in Modern Nanoscale Programmable Devices. **Journal Microprocessors and Microsystems**, Special Issue, MICPRO2135, Volume 38, Issue 6, Elsevier B.V., ISSN 0141-9331, August 2014 (received 16/10/2013, accepted 27/4/2014, available online 22/5/2014), pp 605-619, DOI: 10.1016/j.micpro.2014.04.008
- [2] **PFEIFER P.:** Reliability Assessment and Advanced Measurements In Modern Nanoscale Programmable Technologies: 28nm FPGAs Under Extreme Conditions, ZUSYS, Cottbus, Germany, November 2014
- [3] **PFEIFER, P.:** Towards Increased Reliability and Hardware Security using Advanced Measurements and Data Processing on Modern Nanoscale FPGAs, Joint MEDIAN&TRUDEVICE Open Forum, September 2014, Amsterdam, The Netherlands
- [4] **PFEIFER, P., KACZER, B., PLIVA, Z.:** A Reliability Lab-on-chip Using Programmable Arrays, 52nd IEEE International Reliability Physics Symposium, Hawaii, USA, June 2014, DOI: 10.1109/IRPS.2014.6861123
- [5] **PFEIFER, P., PLIVA, Z.:** On Reliability Enhancement Using Adaptive Core Voltage Scaling and Variations on TSMC 28nm LP process FPGAs, The Third Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN'14) Dresden, Germany, March 28, 2014
- [6] **PFEIFER, P., KACZER, B., WECKX, P., PLIVA, Z.:** On Reliability Enhancement Using Adaptive Core Voltage Scaling And Variations On Nanoscale FPGAs, 15th IEEE Latin American Test Workshop, Fortaleza, Brazil, March 2014, DOI: 10.1109/LATW.2014.6841917
- [7] **PFEIFER, P., PLIVA, Z.:** Advanced design methods – lectures for a new course, TUL 2014
- [8] **PFEIFER, P., PLIVA, Z.:** Advanced design methods – lessons for a new course, TUL 2014
- [9] Co-author of Dolezal, I., et al.: AEL (Analogue Electronics) 1st. Ed.. Liberec: Technical university of Liberec, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, 2014. ISBN 978-80-7494-136-8. DOI: 10.15240/tul/002/2014-11-003
- [10] Co-author of Novak, O., et al.: CIE (Digital Electronics) - Číslicová elektronika. 1st. ed. Liberec: Technical university of Liberec, Faculty of Mechatronics, Informatics and Interdisciplinary Studies, 2014. ISBN 978-80-7494-137-5. DOI: 10.15240/tul/002/2014-11-004
- [11] **PFEIFER, P., PLIVA, Z., SCHOLZEL, M., KOAL, T., VIERHAUS, H.T.:** On Performance Estimation of a Scalable VLIW Soft-Core on Altera and Xilinx FPGA platforms. In: Proceedings of the 18th International Conference Applied Electronics 2013 (AE2013). Pilsen, Czech Republic, September 2013, IEEE Conference Record #30244, IEEE Catalog Number CFP1369A-PRT (Print), CFP1369A-ART (Online), ISBN 978-80-261-0166-6 (Print), ISBN 978-80-261-0165-9 (Online), ISSN 1803-7232 (Print), ISSN 1805-9597 (Online), pp. 209-212.
- [12] **PFEIFER, P., PLIVA, Z.:** On Measurement of Parameters of Programmable Microelectronic Nanostructures Under Accelerating Extreme Conditions. In: 3rd International Conference on Field Programmable Logic and Applications (FPL'13), ISBN 978-1-4799-0004-6/13, IEEE

- Catalog Number CFP13623-ART, DOI 10.1109/FPL.2013.6645584, Porto, Portugal, September 2013, pp.1-4
- [13] **PFEIFER, P., PLIVA, Z.:** Investigating Diachrony of Programmable Microelectronic Nanostructures. In: Proceedings of the 11th IEEE International workshop on Electronics, Control, Measurement and Signals (ECMSM2013). Toulouse, France, June 2013, IEEE Catalog Number: CFP13ECN-USB ISBN 978-1-14673-6297-9, DOI: 10.1109/ECMSM.2013.6648931, pp.26-28.
- [14] **PFEIFER, P., PLIVA, Z., SCHOLZEL, M., KOAL, T., VIERHAUS, H.T.:** On Performance Estimation of a Scalable VLIW Soft-Core in XILINX FPGAs. In: Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). Karlovy Vary, Czech Republic, April 2013, IEEE Catalog Number: CFP13DDE-USB, ISBN 978-1-4673-6134-7, DOI: 10.1109/DDECS.2013.6549813, pp. 181-186.
- [15] **PFEIFER, P.:** Using digital oscilloscopes for measurement purposes in AP9 classroom for measurement of low signals, ESF, TUL 2012
- [16] **PFEIFER, P.:** An Intelligent classroom and measurement workplace – Remote control of oscilloscopes in AP9 classroom, ESF, TUL 2012
- [17] **PFEIFER, P., PLIVA, Z.:** Delay-Fault Run-Time XOR-less Aging Detection Unit Using BRAM in modern FPGAs. In: 13th Biennial Baltic Electronics Conference, Tallinn, Estonia, October 2012, IEEE Catalog Number: CFP12BEC-CDR, ISBN: 978-1-4673-2772-5 Proceedings,book), ISBN 978-1-4673-2773-2 (CDR), ISSN: 1736-3705, DOI: 10.1109/BEC.2012.6376820, p.81-84.
- [18] **PFEIFER, P., PLIVA, Z.:** Diachrony of programmable nanostructures. In: proceedings of the ZUSYS Dependable Systems workshop, Cottbus, Germany, October 2012, p.78-83.
- [19] **PFEIFER, P., PLÍVA, Z.:** Diachrony of programmable nanostructures. In: Počítačové architektury & diagnostika (PAD2012), Milovy, Czech Republic, ISBN 978-80-01-05106-1, September 2012, p.121-126.
- [20] **PFEIFER, P., PLÍVA, Z.:** On measurement of impact of the metallization and FPGA design to the changes of slice parameters and generation of delay faults. In: 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012, Oslo, Norway, August 2012, E-ISBN: 978-1-4673-2255-3, Print ISBN: 978-1-4673-2257-7, DOI: 10.1109/FPL.2012.6339167, p.743-746
- [21] **PFEIFER, P.:** Fault-tolerance and testability of programmable devices in safety applications with increased lifetime and reliability requirements", Počítačové architektury & diagnostika (PAD), September 2011, Stará Lesná, Slovakia, ISBN 978-80-227-3552-0, pp.14-19
- [22] **PFEIFER, P.:** "Fire detection safety system communication loop card with link layer coprocessor, A crossplatform version for EN54/UL864 safety systems with power and communication control signals distributed over the same pair of wires.", 10th International Workshop on Electronics, Control, Measurement and Signal (ECMS) 2011, ISBN: 978-80-7372-781-9, pp. 87-92
- [23] **KNAPEK, Alexandr, HUTAR, Otakar, PFEIFER, Petr, GRMELA, Lubomir:** Wide-band low noise preamplifier design for the purposes of flame detectors testing. VUT/Tyco, Journal JMO-Jemná mechanika a optika-Fine Mechanics And Optics, Volume 53, 3/2008, pages 90-92,
link: <http://jmo.fzu.cz/2008/Jmo-03/JMO-200803.pdf>
- [24] **KNAPEK, Alexandr, HUTAR, Otakar, PFEIFER, Petr:** The measurement of pyroelectric sensor signal using low-noise wideband measurement preamplifier. VUT/Tyco, Journal JMO-Jemná mechanika a optika-Fine Mechanics And Optics, Volume 53, 10/2008, pages 276-278,
link: <http://jmo.fzu.cz/2008/Jmo-10/JMO-200810.pdf>

- [25] SMETANA, Martin, SAJDL, Ondřej, **PFEIFER**, Petr: Universal test SW for Fire Panel Tester. VUT/Tyco, EEICT2009, link: <http://www.feec.vutbr.cz/EEICT/2009/sbornik/02-Magisterske%20projekty/06-Mikroelektronika%20a%20technologie/10-xsmeta00.pdf>
- [26] VITEK, Ladislav, ŠTEFAN, Pavel, **PFEIFER**, Petr: Universal Fire Panel Tester. VUT/Tyco, EEICT2009, link: <http://www.feec.vutbr.cz/EEICT/2009/sbornik/02-Magisterske%20projekty/06-Mikroelektronika%20a%20technologie/13-dromy.pdf>
- [27] **PFEIFER**, P.: *NOR FLASH USB key design with Turbo uPSD Plus*, STMicroelectronics 2005
- [28] **PFEIFER**, P.: *Full-speed USB design using Turbo uPSD Plus*, STMicroelectronics 2005
- [29] **PFEIFER**, P.: *Designing Mass Storage Class (Bulk-Only Transport) USB devices using Turbo uPSD Plus*, STMicroelectronics 2005
- [30] **PFEIFER**, P.: *AN2007_Sound Generation using the uPSD Sound Studio On uPSD32xx and Turbo uPSD33xx*, STMicroelectronics 2004, link:
- [31] **PFEIFER**, P.: *AN1815_USB Device Disconnect-On-Demand with uPSD32xx*, STMicroelectronics 2004
- [32] **PFEIFER**, P.: *AN1843_Designing the Oscillator for Use with uPSD*, STMicroelectronics 2004
- [33] **PFEIFER**, P.: *AN1886_Low Speed USB Design Using uPSD*, STMicroelectronics 2004
- [34] **PFEIFER**, P.: *A new PCI local bus analysis and test program*, Poster 2003, CVUT FEE Prague, 2003 (**best paper award**)
link: <http://www3.fs.cvut.cz/web/fileadmin/documents/12241-BOZEK/publikace/2002/PfeiferPoster2002.pdf>
- [35] **PFEIFER**, P., PITELKA, J. : *Universal Processor Module for Intelligent Mobile Sensor System for Monitoring of Physical Quantities in Environment*, Workshop, CTU Prague, 2003, page 476
- [36] **PFEIFER**, P., SURA, A.: *Monitoring Station Main Unit of Intelligent Mobile Sensor System for Monitoring of Physical Quantities in Environment*, Workshop, CTU Prague, 2003
- [37] **PFEIFER**, P.: *One-Wire Bus Using FPGA*, In: Proceedings of Workshop 2002, Prague: CTU, 2002, vol. A, p.436-437. ISBN 80-01-02511-X
- [38] **PFEIFER**, P.: *MATLAB Simulink Accelerator (in Czech)*, Proceedings of MATLAB2002 , Humusoft 2002, ISBN 80-7080-500-5, p.448-450
- [39] **PFEIFER**, P.: *Universal Data Exchange Server (in Czech)*, Proceedings of MATLAB2002, Humusoft 2002, ISBN 80-7080-500-5, p.451-457
- [40] **PFEIFER**, P.: *Fast Simulation System for Simulation and Improvement of Digital Communication Systems in Transportation*, 6th World Multi-Conference on Systemics, Cybernetics and Informatics SCI2002, Orlando, Florida, USA, 2002, ISBN: 980-07-8150-1, Volume IV, p.379-384 (**best paper in section Broadband Networks and Network Architectures, Topologies and Protocols**)
- [41] **PFEIFER**, P., KOCOUREK, P., NOVAK, J.: *Intelligent Mobile Sensor System for Monitoring of Physical Quantities in Environment*, Proceedings of Applied Electronics 2002, Pilsen 11-12 September 2002, ISBN: 80-7082-881-1, p.136-139
- [42] **PFEIFER**, P. : *PCI Local Bus Analysis And Test Program*, Poster2002, CVUT FEE Prague
- [43] **PFEIFER**, P. : *Simulation Of Fieldbus System*, Proceedings of Applied Electronics 2001, ISBN 80-7082-758-0, Pilsen 2001, p.200-203
- [44] **PFEIFER**, P. : *Measurement BUS and its virtual interference simulation, implementation of improvement and simulation results*, Poster2001, CTU Prague, 2001

- [45] **PFEIFER, P.** : *Fast Simulator of Digital Systems*, Proceedings of Workshop2001, ISBN 80-01-02335-4, p.390, CTU Prague 2001
- [46] **PFEIFER, P., NOVAK, J.** : *Simulation of disturbance of Measurement Bus using MATLAB (in Czech)*, Proceedings of MATLAB2000 conference, ISBN 80-7080-401-7, Humusoft 2000, p. 287-292
- [47] **PFEIFER, P., BOHACEK, J., Smid, R.** : *Statistical processing of measured data using MATLAB (in Czech)*, Proceedings of MATLAB2000 conference, ISBN 80-7080-401-7, Humusoft 2000, p. 55-60
- [48] **PFEIFER, P.** : *Multifunctional Programmable Single-Board CAN monitoring Module*, 10th International Conference, FPL2000 Proceedings, Villach, Austria, August 2000, ISBN 3-540-67899-9, DOI: 10.1007/3-540-44614-1_18, Springer-Verlag Berlin Heidelberg 2000
- [49] **PFEIFER, P.** : *Multifunctional card with GPIB (IEEE-488) (In Czech, Journal)*, Electus Special 2000,
link: <http://www.volny.cz/oklspc/Projects/1999%20%20GPIB%20Multifunctional%20card/index.html>
- [50] **PFEIFER, P.** : *Intelligent accupack and power supply for handhelds (In Czech, Journal)*, Amateur Radio 7/1999,
link: <http://www.volny.cz/oklspc/Projects/1996%20%20Intelligent%20Accupack%20for%20handhelds/index.html>

Other presentations of the author (since 2012 only)

- [1] **PFEIFER, P.**: MTBF alias reliability analysis/assessment, models, failure rate estimation methods and standards, Czech Technical University Praha (CVUT), invited talk, February 2012
- [2] **PFEIFER, P.**: Reliability of microelectronic circuits and nanostructures (Spolehlivost mikroelektronických obvodů a nanostruktur), CVUT Praha, February 2012 (invited talk)
- [3] **PFEIFER, P.**: FPGA aging measurement and results, TUT Tallinn, Estonia, February 2013, supported by COST Action MEDIAN STSM grant
- [4] **PFEIFER, P.**: "Diachrony of Programmable Nanostructures: Aging effect on FPGAs down to 28nm", TUL&BTU ZUSYS seminar Dependable Systems on FPGAs, Liberec, September 2013
- [5] **PFEIFER, P., PLIVA, Z.**: "Diachrony of Programmable Nanostructures: Investigating Aging of FPGAs down to 28 nm", 26th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, invited paper, poster, New York city, NY, USA, October 2013
- [6] **PFEIFER, P., PLIVA, Z.**: "Aging effect in New Technologies: Investigating 28nm and below", Centre for Integrated Electronic Systems and Biomedical Engineering - CEBE, Electronics Aging session, Tallinn, Estonia, October 2013, av. here <http://cebe.ttu.ee/index.php?page=88>
- [7] **PFEIFER, P.**: Investigating diachrony of modern technologies – A new In-Situ method for complex measurements using programmable gate arrays”, IMEC, Leuven, Belgium, November 2013, supported by COST Action MEDIAN STSM grant
- [8] **PFEIFER, P.**: Advanced measurements and reliability assessments in modern nanoscale FPGAs, invited talk, ICTDS2014, Rakvere, Estonia, December 2014, in proceedings of the 8th Annual Conference of the Estonian National Doctoral School in Information and Communication Technologies, ISBN 978-9949-23-710-4

End of document.